Method for accommodating small minimum die in wire bonded...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S737000

Reexamination Certificate

active

06891275

ABSTRACT:
An area array package comprising a die attach area for attaching a die to a substrate, a network of staggered bond fingers, and a network of bond islands for coupling bond wires between the bond islands and die bond pads is provided. A network of package leads, for example, a network of solder balls in a ball grid array, is depopulated to permit greater trace route flexibility and via placement within the substrate. Stacked die and multi-chip packages are also disclosed. A method for accommodating a high pin-count die in an area array package is also included.

REFERENCES:
patent: 5545923 (1996-08-01), Barber
patent: 5691568 (1997-11-01), Chou et al.
patent: 5898213 (1999-04-01), Torres et al.
patent: 6407456 (2002-06-01), Ball

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for accommodating small minimum die in wire bonded... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for accommodating small minimum die in wire bonded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for accommodating small minimum die in wire bonded... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3379033

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.