Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2000-01-18
2002-12-24
Kim, Hong Chong (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S170000, C711S149000
Reexamination Certificate
active
06499089
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to a method and/or architecture to implement a multiple array memory device in a single die and, more particularly, to a dual SRAM in a single die with configurable sizes.
BACKGROUND OF THE INVENTION
Conventional approaches for implementing two SRAM circuits implementing two individual SRAMs on more than one die. Implementing more than one die in an application such as a computer motherboard or other device takes up additional board space. Such a dual implementation also requires additional die space, increasing costs.
SUMMARY OF THE INVENTION
The present invention concerns a circuit generally comprising a memory and a logic circuit. The memory may comprise (i) a first section configured to (a) read and write data and (b) have a first configurable size and (ii) a second section configured to (a) read and write data independently of the first section and (b) have a second configurable size. The logic circuit may be configured to control the first configurable size and the second configurable size.
The objects, features and advantages of the present invention include providing a method and/or architecture that may implement (i) a configurable SRAM architecture, (ii) two or more dual independent SRAMs on a single die and/or (iii) a single circuit in applications that presently require two SRAMs.
REFERENCES:
patent: 5911149 (1999-06-01), Luan et al.
patent: 5933855 (1999-08-01), Rubinstein
patent: 6128245 (2000-10-01), Seguchi
Harmel Scott
Koduru Sunil Kumar
Manapat Rajesh
Phelan Cathal G.
Baker Paul
Cypress Semiconductor Corp.
Kim Hong Chong
Maiorana P.C. Christopher P.
LandOfFree
Method, architecture and circuitry for independently... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, architecture and circuitry for independently..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, architecture and circuitry for independently... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2928917