Method, apparatus and system that cache promotion...

Details Method, apparatus and system that cache promotion... Method, apparatus and system that cache promotion...

2005-07-19

2005-07-19

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Access locking

C713S002000

Reexamination Certificate

active

06920514

ABSTRACT:
A data processing system includes a global promotion facility and a plurality of processing units coupled by an interconnect. At least one processing unit among the plurality of processing units includes one or more second caches having cache arrays in which instructions and operand data are cached, an instruction sequencing unit, an execution unit that executes an acquisition instruction to acquire a promotion bit field within the global promotion facility exclusive of at least one other processing unit, and a promotion cache separate from the one or more second caches. In response to acquisition of the promotion bit field by the first processor, the promotion cache of the first processor stores the promotion bit field separately from instructions and operand data.

REFERENCES:
patent: 4825358 (1989-04-01), Letwin
patent: 5050072 (1991-09-01), Earnshaw et al.
patent: 5237694 (1993-08-01), Horne et al.
patent: 5347636 (1994-09-01), Ooi et al.
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5463755 (1995-10-01), Dumarot et al.
patent: 5555417 (1996-09-01), Odnert et al.
patent: 5619671 (1997-04-01), Bryant et al.
patent: 5826084 (1998-10-01), Brooks et al.
patent: 5845147 (1998-12-01), Vishlitzky et al.
patent: 5903738 (1999-05-01), Sarangdhar et al.
patent: 5937185 (1999-08-01), Weir et al.
patent: 5974438 (1999-10-01), Neufeld
patent: 5983329 (1999-11-01), Thaler et al.
patent: 6243788 (2001-06-01), Franke et al.
patent: 6442664 (2002-08-01), Maynard et al.
patent: 6480918 (2002-11-01), McKenney et al.
patent: 6557091 (2003-04-01), Houldsworth
patent: 6578033 (2003-06-01), Singhal et al.
patent: 6678797 (2004-01-01), Chauvel et al.
patent: 6842847 (2005-01-01), Arimilli et al.
patent: 2002/0156962 (2002-10-01), Chopra et al.
patent: 2003/0163642 (2003-08-01), Borkenhagen et al.
patent: 2003/0208647 (2003-11-01), Kumar et al.
Implementing Spinlocks on the Intel Itanium Architecture and PA-RISC, Hewlett Packard Company, 2003.

Affiliated with

Also associated with

Rating

Method, apparatus and system that cache promotion... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, apparatus and system that cache promotion..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus and system that cache promotion... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3387948