Method, apparatus, and system for variable increment...

Details Method, apparatus, and system for variable increment... Method, apparatus, and system for variable increment...

2007-07-24

2007-07-24

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

Reexamination Certificate

active

10303565

ABSTRACT:
According to one embodiment of the invention, an apparatus is provided which includes a first register to hold an initial value of a first index associated with a looping instruction to be executed for a number of iterations, a second register to hold an initial value of a second index associated with the respective looping instruction, and a third register to hold data indicating non-linear variation pattern associated with the second index. For each iteration, actual increment of the first index and actual increment of the second index are set based on a target increment and the data indicating the non-linear variation pattern associated with the second index.

REFERENCES:
patent: 5473761 (1995-12-01), Parks et al.
patent: 5511178 (1996-04-01), Takeda et al.
patent: 5526397 (1996-06-01), Lohman
patent: 5579493 (1996-11-01), Kiuchi et al.
patent: 5742781 (1998-04-01), Bajwa
patent: 5809326 (1998-09-01), Nogami
patent: 5835788 (1998-11-01), Blumer et al.
patent: 5872989 (1999-02-01), Tsushima et al.
patent: 5893142 (1999-04-01), Moyer et al.
patent: 5931920 (1999-08-01), Ghaffari et al.
patent: 5951679 (1999-09-01), Anderson et al.
patent: 6085315 (2000-07-01), Fleck et al.
patent: 6105080 (2000-08-01), Holt et al.
patent: 6243807 (2001-06-01), Chi
patent: 6269440 (2001-07-01), Fernando et al.
patent: 6367071 (2002-04-01), Cao et al.
patent: 6421744 (2002-07-01), Morrison et al.
patent: 6598155 (2003-07-01), Ganapathy et al.
patent: 6665746 (2003-12-01), Liong
patent: 0 511 484 (1992-11-01), None
patent: WO - 95/22101 (1995-08-01), None
Hobson, et al. A Concurrent Architecture for 622 Mb/s ATM Segmentation and Reassembly. 1995, IEEE.
Qigang, Zhou et al. Logic Design on FPGA of ATM SAR Function in Broadband Access Network. 2001, IEEE.
Lee, Yih-Chang et al. Design of ATM AAL1 SAR for Circuit Emulation. 1998, IEEE.
Baer, Jean-Loup, “Computer Systems Architecture”, 1980, Computer Science Press, Inc., Rockville, Maryland, pp. 500-506.
Stallings, William, “Computer Organization and Architecture, Designing for Performance, Fourth Edition”, 1996, Prentice-Hall, Inc., Upper Saddle River, New Jersey, pp. 400-412.
Kain, Richard Y., “Advanced Computer Architecture, A Systems Design Approach”, 1996, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, pp. 612-614.

Affiliated with

Also associated with

Rating

Method, apparatus, and system for variable increment... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, apparatus, and system for variable increment..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus, and system for variable increment... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3735211