Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate
2006-03-14
2006-03-14
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Correction for skew, phase, or rate
C713S401000
Reexamination Certificate
active
07013407
ABSTRACT:
According to one aspect of the invention, a method is provided in which a plurality of data signals are transmitted in parallel mode via a parallel bus from a first device to a second device. Phase information of each data signal received at the second device is detected against a corresponding clock signal. The phase information is sent from the second device to the first device. At the first device, an output delay of each data signal is adjusted based on the phase information received from the second device.
REFERENCES:
patent: 5872959 (1999-02-01), Nguyen et al.
patent: 6725390 (2004-04-01), Liu et al.
Johansen Henrik I.
Olbrich Franz
Schulten Andreas
Steibl Sebastian
Blakely , Sokoloff, Taylor & Zafman LLP
Connolly Mark
Intel Corporation
Lee Thomas
LandOfFree
Method, apparatus, and system for high speed data transfer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, apparatus, and system for high speed data transfer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus, and system for high speed data transfer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3614815