Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2007-06-19
2007-06-19
Shin, Christopher (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S033000, C710S052000, C710S310000
Reexamination Certificate
active
11001392
ABSTRACT:
In a computer system, an I/O adapter comprises at least one I/O request mailbox for receiving I/O requests and data from a CPU. The mailbox is connected to at least one I/O request queue storage for storing a plurality of I/O requests and related data or main memory addresses received by the mailbox. A credit register is provided for storing the filling state of the queue storage. A connection network is designed and operated to transfer the contents of the credit register to the CPU for checking the filling state of the queue storage, to transfer an I/O request and related data to a queue of a selected request mailbox, and to activate a doorbell apparatus for signalling to the I/O adapter to process the I/O request including an access to the main memory by the I/O adapter if required.
REFERENCES:
patent: 5727218 (1998-03-01), Hotchkin
patent: 5809328 (1998-09-01), Nogales et al.
patent: 6321276 (2001-11-01), Forin
patent: 7152122 (2006-12-01), Kagan et al.
patent: 2002/0152327 (2002-10-01), Kagan et al.
patent: 2003/0065856 (2003-04-01), Kagan et al.
Campbell John E.
Shin Christopher
LandOfFree
Method, apparatus and program product for low latency I/O... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, apparatus and program product for low latency I/O..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus and program product for low latency I/O... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3841927