Method and test device for detecting addressing errors in...

Details Method and test device for detecting addressing errors in... Method and test device for detecting addressing errors in...

2008-04-29

2008-04-29

Chase, Shelly (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

C714S718000

Reexamination Certificate

active

10497351

ABSTRACT:
The invention relates to a method for detecting addressing errors in control devices of motor vehicles, whereby test data are input into all addressable memory cells by means of a present model, then read out and compared with the test data.

REFERENCES:
patent: 4700304 (1987-10-01), Byrne et al.
patent: 4742486 (1988-05-01), Takemae et al.
patent: 4864202 (1989-09-01), Nitschke et al.
patent: 5258986 (1993-11-01), Zerbe
patent: 5661729 (1997-08-01), Miyazaki et al.
patent: 5713643 (1998-02-01), Esselbrugge et al.
patent: 5959911 (1999-09-01), Krause et al.
patent: 6087929 (2000-07-01), Charzinski et al.
patent: 6185490 (2001-02-01), Ferguson
patent: 6311299 (2001-10-01), Bunker
patent: 6862703 (2005-03-01), Oonk
patent: 691 30 693 (1999-07-01), None
patent: 0 472 818 (1992-03-01), None
patent: 2 125 578 (1984-03-01), None
patent: 61264600 (1986-11-01), None
patent: 2128260 (1990-05-01), None
Examination Opinion in Japanese Patent Application No. 2003-548083 dated Dec. 25, 2007.

Affiliated with

Also associated with

Rating

Method and test device for detecting addressing errors in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and test device for detecting addressing errors in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and test device for detecting addressing errors in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3945107