Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-01-04
2005-01-04
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
Reexamination Certificate
active
06839812
ABSTRACT:
Briefly, in accordance with an embodiment of the invention, a method and system to store cache metadata from a higher latency media in a lower latency media is provided.
REFERENCES:
patent: 5136691 (1992-08-01), Baror
patent: 5761678 (1998-06-01), Bendert et al.
patent: 5913224 (1999-06-01), MacDonald
patent: 5974508 (1999-10-01), Maheshwari
patent: 6081883 (2000-06-01), Popelka et al.
patent: 6119118 (2000-09-01), Kain, III et al.
patent: 6240416 (2001-05-01), Immon et al.
patent: 6295538 (2001-09-01), Cooper et al.
patent: 6298130 (2001-10-01), Galvin
patent: 6308168 (2001-10-01), Dovich et al.
patent: 6385697 (2002-05-01), Miyazaki
patent: 6438653 (2002-08-01), Akashi et al.
patent: 0210384 (1987-02-01), None
patent: 221048 (1989-06-01), None
U.S. Appl. No. 09/945,266, pending, Richard Coulson, filed Aug. 31, 01.
U.S. Appl. No. 09/895,578, pending, Royer, et al., filed Jun. 29, 2001.
U.S. Appl. No., 09/894/310, pending, Coulson, et al., filed Jun. 27, 2001.
Matthews Jeanna N.
Royer, Jr. Robert J.
Ellis Kevin L.
Intel Corporation
Martinez Anthony M.
LandOfFree
Method and system to cache metadata does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system to cache metadata, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system to cache metadata will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3372591