Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-10-11
2008-12-09
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07464349
ABSTRACT:
Aspects for generating a current source model of a gate include extracting the current source model of the gate. The current source model of the gate is a function of time and output voltage of the gate. Further, the current source model of the gate is extracted based on data present in a timing library. The aspects further include storing the current source model of the gate. This is carried out by using the existing, specified timing library for current source models. In this manner, additional expenditure is not incurred for formulating another timing library.
REFERENCES:
patent: 6278964 (2001-08-01), Fang et al.
patent: 6604066 (2003-08-01), Hatsuda
patent: 2002/0021135 (2002-02-01), Li et al.
patent: 2004/0249588 (2004-12-01), Shimazaki et al.
patent: 2005/0278671 (2005-12-01), Verghese et al.
patent: 2006/0095869 (2006-05-01), Levy
Keller Igor
Verma Manuj
Cadence Design Systems Inc.
Dinh Paul
Rosenberg , Klein & Lee
LandOfFree
Method and system or generating a current source model of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system or generating a current source model of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system or generating a current source model of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4029675