Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-06-21
2005-06-21
Clark, S. V. (Department: 2815)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257S784000
Reexamination Certificate
active
06908843
ABSTRACT:
The present invention discloses a method and system of wire bonding a semiconductor die to a lead using interposer pads. The use of disclosed embodiment of the present invention permits combined bonding wire lengths of up to 8 mm while reducing wire sweep, wire spacing violations and wire shorts.
REFERENCES:
patent: 4771330 (1988-09-01), Long
patent: 4903114 (1990-02-01), Aoki et al.
patent: 5002895 (1991-03-01), LeParquier et al.
patent: 5124783 (1992-06-01), Sawaya et al.
patent: 5168368 (1992-12-01), Gow, 3rd et al.
patent: 5293066 (1994-03-01), Tsumura
patent: 5804468 (1998-09-01), Tsuji et al.
patent: 6232561 (2001-05-01), Schmidt et al.
patent: 6313519 (2001-11-01), Gainey et al.
Baldonado Herald M.
Mandapat Celine R.
Perez Paul G.
Brady III Wade James
Clark S. V.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method and system of wire bonding using interposer pads does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system of wire bonding using interposer pads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system of wire bonding using interposer pads will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3484602