Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-02-03
2010-06-01
Baderman, Scott T. (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S010000, C714S011000, C714S013000, C710S262000, C710S244000
Reexamination Certificate
active
07730350
ABSTRACT:
A method and system of determining the execution point of programs executed in lock step. At least some of the illustrative embodiments are computer systems comprising a first processor that executes a program, and a second processor that executes a duplicate copy of the program in lock step with the first processor. After receipt of a duplicate copy of an interrupt request by each processor, the first processor determines the execution point in its program relative to the execution point of the duplicate copy of the program executed by the second processor.
REFERENCES:
patent: 4703452 (1987-10-01), Abrant et al.
patent: 4965717 (1990-10-01), Cutts et al.
patent: 4989131 (1991-01-01), Stone
patent: 5193175 (1993-03-01), Cutts et al.
patent: 5233615 (1993-08-01), Goetz
patent: 5239641 (1993-08-01), Horst
patent: 5353436 (1994-10-01), Horst
patent: 5758113 (1998-05-01), Peet et al.
patent: 5890003 (1999-03-01), Cutts et al.
patent: 6070218 (2000-05-01), Giles et al.
patent: 6233702 (2001-05-01), Horst et al.
patent: 6604177 (2003-08-01), Kondo et al.
patent: 6658602 (2003-12-01), Nakano
patent: 6735690 (2004-05-01), Barry et al.
patent: 7085959 (2006-08-01), Safford
patent: 7143274 (2006-11-01), Sakamoto
patent: 7426614 (2008-09-01), Bruckert et al.
patent: 7516359 (2009-04-01), Michaelis et al.
patent: 7549082 (2009-06-01), Southgate et al.
patent: 2002/0077782 (2002-06-01), Fruehling et al.
patent: 2002/0152420 (2002-10-01), Chaudhry et al.
patent: 2003/0004683 (2003-01-01), Nemawarkar
patent: 2004/0006722 (2004-01-01), Safford
patent: 2004/0054876 (2004-03-01), Grisenthwaite et al.
patent: 2004/0153731 (2004-08-01), Aino et al.
patent: 2004/0153857 (2004-08-01), Yamazaki et al.
patent: 2004/0193735 (2004-09-01), Peleska et al.
patent: 2005/0223274 (2005-10-01), Bernick et al.
patent: 2006/0168434 (2006-07-01), Del Vigna et al.
patent: 2006/0247796 (2006-11-01), Southgate et al.
Yoneda et al., “Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems,” IEEE, 1985, pp. 246-251.
Bruckert et al., Office Action dated Jan. 14, 2008, U.S. Appl. No. 11/347,642, filed Feb. 3, 2006, 11 pp.
Southgate et al., Office Action dated Jul. 8, 2008, U.S. Appl. No. 11/350,315, filed Feb. 3, 2006, 10 pp.
Southgate et al., Final Office Action dated Dec. 17, 2008, U.S. Appl. No. 11/350,315, filed Feb. 3, 2006, 10 pp.
Klecka et al., Office Action dated Oct. 18, 2007, U.S. Appl. No. 11/346,736, filed Feb. 3, 2006, 12 pp.
Klecka et al., Final Office Action dated Mar. 14, 2008, U.S. Appl. No. 11/346,736, filed Feb. 3, 2006, 12 pp.
Bruckert William F.
Damian Mihai
Klecka James S.
Reynolds Peter A.
Southgate Dale E.
Baderman Scott T.
Hewlett--Packard Development Company, L.P.
Truong Loan
LandOfFree
Method and system of determining the execution point of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system of determining the execution point of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system of determining the execution point of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4237067