Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2002-08-20
2004-01-13
Cuneo, Kamand (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S1540PB
Reexamination Certificate
active
06677776
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor manufacture, and specifically to a method and system for testing semiconductor components.
BACKGROUND OF THE INVENTION
Semiconductor components are typically fabricated on a common substrate which is then singulated into individual components. Semiconductor dice, for example, are fabricated on a semiconductor wafer. Semiconductor packages can be fabricated on a wafer, on a leadframe or on a panel. Some types of semiconductor components, such as multi chip modules and memory modules, also include multiple components contained on a common substrate.
Following the fabrication process, the components are tested. For testing the components, temporary electrical connections are made with terminal contacts on the components, and test signals are transmitted to the integrated circuits on the components. The testing procedures can be performed using a test system in which an interconnect of the system, such as a probe card, makes the temporary electrical connections with the terminal contacts on the components. A typical test system for semiconductor wafers includes a wafer prober for handling and positioning the wafers, a tester for generating and analyzing test signals, a probe card for making temporary electrical connections with the wafer, and a prober interface board for routing test signals from the tester pin electronics to the probe card.
With prior art testing processes, the components are typically tested one component at a time. With wafer testing for example, either the wafer or the probe card is stepped, such that only one die at a time is electrically engaged and tested. The stepping process takes additional time and introduces an additional variable in making the temporary electrical connections with the dice. Other prior art testing processes test the components after singulation from the substrate. Semiconductor packages and BGA devices, for example, are typically tested in singulated form.
The present invention is directed to a method and system for testing multiple components contained on a common substrate at the same time. The method and system can be used for testing components contained on a variety of substrates including wafers, panels, leadframes and modules.
SUMMARY OF THE INVENTION
In accordance with the present invention, a method and a system for testing semiconductor components contained on a substrate are provided. The method uses a switching network for multiplying and controlling the transmission of test signals from a tester to the components on the substrate. The switching network also electrically isolates defective components, and allows selective transmission of read test signals from selected components or groups of components on the substrate for expanding tester resources. The switching network can be used to control test signals for performing functionality tests, parametric tests and burn-in tests on the components.
The system includes the substrate containing the components, a test apparatus for handling the substrate, and the tester for applying the test signals to the components. The test apparatus includes the interconnect which includes interconnect contacts for making temporary electrical connections with the component contacts, and the switching network for controlling test signals to and from the interconnect contacts during testing of the components.
REFERENCES:
patent: 3806801 (1974-04-01), Bove
patent: 4027935 (1977-06-01), Byrnes et al.
patent: 4585991 (1986-04-01), Reid et al.
patent: 4891585 (1990-01-01), Janko et al.
patent: 4906920 (1990-03-01), Huff et al.
patent: 4918383 (1990-04-01), Huff et al.
patent: 4954458 (1990-09-01), Reid
patent: 5042148 (1991-08-01), Tada et al.
patent: 5053700 (1991-10-01), Parrish
patent: 5055780 (1991-10-01), Takagi et al.
patent: 5070297 (1991-12-01), Kwon et al.
patent: 5103557 (1992-04-01), Leedy
patent: 5124639 (1992-06-01), Carlin et al.
patent: 5172050 (1992-12-01), Swapp
patent: 5177439 (1993-01-01), Liu et al.
patent: 5180977 (1993-01-01), Huff
patent: 5196726 (1993-03-01), Nishiguichi et al.
patent: 5225037 (1993-07-01), Elder et al.
patent: 5264787 (1993-11-01), Woith et al.
patent: 5323107 (1994-06-01), D'Souza
patent: 5329423 (1994-07-01), Scholz
patent: 5475317 (1995-12-01), Smith
patent: 5477160 (1995-12-01), Love
patent: 5483741 (1996-01-01), Akram et al.
patent: 5491427 (1996-02-01), Ueno et al.
patent: 5500605 (1996-03-01), Chang
patent: 5592736 (1997-01-01), Akram et al.
patent: 5625298 (1997-04-01), Hirano et al.
patent: 5686317 (1997-11-01), Akram et al.
patent: 5736850 (1998-04-01), Legal
patent: 5789271 (1998-08-01), Akram
patent: 5834945 (1998-11-01), Akram et al.
patent: 5869974 (1999-02-01), Akram et al.
patent: 5915977 (1999-06-01), Hembree et al.
patent: 5918107 (1999-06-01), Fogal et al.
patent: 5962921 (1999-10-01), Farnworth et al.
patent: 6016060 (2000-01-01), Akram et al.
patent: 6040702 (2000-03-01), Hembree et al.
patent: 6060891 (2000-05-01), Hembree et al.
patent: 6064216 (2000-05-01), Farnworth et al.
patent: 6072321 (2000-06-01), Akram et al.
patent: 6078186 (2000-06-01), Hembree et al.
patent: 6091252 (2000-07-01), Akram et al.
patent: 6107109 (2000-08-01), Akram et al.
patent: 6114240 (2000-09-01), Akram et al.
patent: 6127736 (2000-10-01), Akram
patent: 6181144 (2001-01-01), Hembree et al.
patent: 6188232 (2001-02-01), Akram et al.
patent: 6204678 (2001-03-01), Akram et al.
patent: 6208157 (2001-03-01), Akram et al.
patent: 6218848 (2001-04-01), Hembree et al.
patent: 6229324 (2001-05-01), Akram et al.
patent: 6232243 (2001-05-01), Farnworth et al.
patent: 6239590 (2001-05-01), Krivy et al.
patent: 6242935 (2001-06-01), Akram
patent: 6246245 (2001-06-01), Akram et al.
patent: 6246250 (2001-06-01), Doherty et al.
patent: 6261854 (2001-07-01), Akram et al.
patent: 6275052 (2001-08-01), Hembree et al.
patent: 6281044 (2001-08-01), VanNortwick
patent: 6285203 (2001-09-01), Akram et al.
patent: 6294837 (2001-09-01), Akram et al.
patent: 6300786 (2001-10-01), Doherty et al.
patent: 6337577 (2002-01-01), Doherty et al.
patent: 6366112 (2002-04-01), Doherty et al.
patent: 6433574 (2002-08-01), Doherty et al.
patent: 6466047 (2002-10-01), Doherty et al.
Akram Salman
de Varona Jorge L.
Doherty C. Patrick
Cuneo Kamand
Gratton Stephen A.
Nguyen Jimmy
LandOfFree
Method and system having switching network for testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system having switching network for testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system having switching network for testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3258728