Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1998-02-20
2000-08-29
Palys, Joseph E.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
710 54, 714 42, 714719, H02H 305
Patent
active
061123196
ABSTRACT:
A system for verifying the accuracy of stored data in a computer system where read and write requests can pass earlier-issued read and write requests. The system monitors read and write requests for a variety of data storage locations. When the system detects the first request to write data to a particular location it creates a data structure to represent that location and stores the data. For later write requests to the same location, the system modifies the data structure to store the new data being written, maintaining storage for only the data which can possibly be returned accurately for a read request. The system also monitors responses to read and write requests. For data returned in response to satisfaction of a read request, the system uses the data structure to determine if the returned data is accurate (i.e., if it is among the stored data). If the system determines that the returned data is inaccurate, it issues an error. The system can be used to test a computer device such as a video device using an Accelerated Graphics Port interface, or to monitor the normal operation of a computer system to ensure accuracy.
REFERENCES:
patent: 4074230 (1978-02-01), Icenbice, Jr.
patent: 4410944 (1983-10-01), Kronies
patent: 4559626 (1985-12-01), Brown
patent: 4736293 (1988-04-01), Patrick
patent: 4910667 (1990-03-01), Tanaka et al.
patent: 5107501 (1992-04-01), Zorian
patent: 5299202 (1994-03-01), Vaillantcourt
patent: 5329622 (1994-07-01), Belsan et al.
patent: 5392412 (1995-02-01), Mckenna
patent: 5579477 (1996-11-01), Ogletree
patent: 5845318 (1998-12-01), Rose et al.
patent: 5881221 (1999-03-01), Hoang et al.
patent: 5903776 (1999-05-01), Larson
patent: 5931926 (1999-08-01), Yeung et al.
patent: 5937428 (1999-08-01), Jantz
"Accelerated Graphics Port Interface Specification", Revision 1.0, Intel Corporation, Jul. 31, 1996.
Mai Rijue
Micron Electronics Inc.
Palys Joseph E.
LandOfFree
Method and system for verifying the accuracy of stored data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for verifying the accuracy of stored data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for verifying the accuracy of stored data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1259987