Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-17
2008-10-07
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S014000
Reexamination Certificate
active
07434183
ABSTRACT:
System and method for validating a circuit for simulation are disclosed. The system includes at least one processing unit for executing computer programs, a graphical user interface for viewing representations of the circuit on a display, a memory for storing information of the circuit, and logic for representing the circuit in a hierarchical data structure, where the hierarchical data structure has a plurality of subcircuits arranged in a connected graph, and where each subcircuit has circuit elements and one or more input and output ports. The system further includes logic for traversing the hierarchical data structure in a bottom-up fashion, logic for recording input port to output port (port-to-port) properties of the subcircuits in the hierarchical data structure, logic for traversing the hierarchical data structure in a top-down fashion, and logic for identifying illegal port paths using the port-to-port properties of the subcircuits.
REFERENCES:
patent: 5163016 (1992-11-01), Har'El et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5469366 (1995-11-01), Yang et al.
patent: 5617326 (1997-04-01), Yamamoto
patent: 5668732 (1997-09-01), Khouja et al.
patent: 6134513 (2000-10-01), Gopal
patent: 6249901 (2001-06-01), Yuan et al.
patent: 6438734 (2002-08-01), Lu
patent: 6499129 (2002-12-01), Srinivasan et al.
patent: 6763504 (2004-07-01), Rao et al.
patent: 6789237 (2004-09-01), Ismail
patent: 7181383 (2007-02-01), McGaughy et al.
patent: 7243313 (2007-07-01), Qin et al.
patent: 7254790 (2007-08-01), Lee et al.
patent: 7272805 (2007-09-01), McGaughy et al.
patent: 2004/0117697 (2004-06-01), Patzer et al.
patent: 2004/0153982 (2004-08-01), Zhang et al.
patent: 2005/0273298 (2005-12-01), Shah
patent: 2006/0031055 (2006-02-01), Sheehan
patent: 2006/0111884 (2006-05-01), McGaughy et al.
patent: 2006/0112356 (2006-05-01), McGaughy et al.
patent: 2006/0161413 (2006-07-01), Wei et al.
patent: 2006/0200786 (2006-09-01), Chang
Kong Jun
McGaughy Bruce W.
Cadence Design Systems Inc.
Chan Thomas
Chiang Jack
Levin Naum B
Wheelock Chan LLp
LandOfFree
Method and system for validating a hierarchical simulation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for validating a hierarchical simulation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for validating a hierarchical simulation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014449