Method and system for use of a field programmable function...

Details Method and system for use of a field programmable function... Method and system for use of a field programmable function...

2001-12-10

2003-12-23

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06668361

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to application specific integrated circuits (ASICs) and specifically to configuring I/O signal timing characteristics of such a circuit.
BACKGROUND OF THE INVENTION
The high clock speeds of today's application specific integrated circuits (ASICs) demand that critical timing to external devices must be met. During the development cycle, great effort is spent to complete timing analysis and design a printed circuit board that will meet all of the timing specifications. If the same ASIC is used in a different design, the timing analysis effort needs to be reanalyzed. The timing constraints make the printed board layout more difficult, resulting in a longer development cycle.
Time to market is very critical in the product life cycle. Often the design engineer is challenged by a complex design and short development schedules. It would be very attractive to be able to design with high speed ASICs without the intense timing analysis. In some cases, there are no resources (engineers, equipment, tools, knowledge, and time) to complete successful timing analysis. Currently, timing and EMC issues are solved by a combination of delay lines, PCB layout, selection of proper vendor for external devices, ferrite beads and enclosure requirements. These techniques are time consuming and expensive. Sometimes there is not enough resources and/or time to complete a successful design.
Accordingly, what is needed is a system and method to overcome the above-identified problems. The present invention addresses such a need.
SUMMARY OF THE INVENTION
An application specific integrated circuit (ASIC) is disclosed. The ASIC includes a standard cell, the standard cell including a plurality of logic functions. The ASIC also includes an input/output (I/O) configuration function coupled to at least a portion of the logic functions. The ASIC further includes a field programmable gate array (FPGA) function coupled to the I/O configuration function. The FPGA function controls the I/O configuration function based upon a configuration file.
A system in accordance with the present invention reduces the cost and time associated with the timing analysis activities during development. An FPGA function within the ASIC is utilized to control the I/O characteristics such as delay, pin mapping, termination and/or slew rate for the I/O. Different I/O configurations will be provided by the FPGA function depending on the environment the ASIC is used in. By providing an ASIC that is adaptable to different timing criteria through FPGA programming, the timing analysis performed by the user of the ASIC will be substantially reduced, resulting in a reduction of the development cycle.


REFERENCES:
patent: 5469003 (1995-11-01), Kean
patent: 5477475 (1995-12-01), Sample et al.
patent: 5603043 (1997-02-01), Taylor et al.
patent: 5812414 (1998-09-01), Butts et al.
patent: 6081473 (2000-06-01), Agrawal et al.
patent: 6134173 (2000-10-01), Cliff et al.
patent: 6173419 (2001-01-01), Barnett
patent: 6178541 (2001-01-01), Joly et al.
patent: 6181159 (2001-01-01), Rangasayee
patent: 6182206 (2001-01-01), Baxter
patent: 6182247 (2001-01-01), Hermann et al.
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6209118 (2001-03-01), LaBerge
patent: 6211697 (2001-04-01), Lien et al.
patent: 6219819 (2001-04-01), Vashi et al.
patent: 6219833 (2001-04-01), Solomon et al.
patent: 6223148 (2001-04-01), Stewart et al.
patent: 6223313 (2001-04-01), How et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6230119 (2001-05-01), Mitchell
patent: 6237021 (2001-05-01), Drummond
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6249143 (2001-06-01), Zaveri et al.
patent: 6252422 (2001-06-01), Patel et al.
patent: 6253267 (2001-06-01), Kim et al.
patent: 6256296 (2001-07-01), Ruziak et al.
patent: 6260087 (2001-07-01), Chang
patent: 6260182 (2001-07-01), Mohan et al.
patent: 6260185 (2001-07-01), Sasaki et al.
C. E. Kuhlmann et al., U.S. pending patent application Ser. No. 10/016,346 (docket RPS920010125US1), “Field Programmable Network Processor and Method for Customizing a Network Processor”.
R. T. Bailis et al., U.S. pending patent application Ser. No. 10/016,772 (docket RPS920010126US1), “Method and System for Use of an Embedded Field Programmable Gate Array Interconnect for Flexible I/O Connectivity”.
R. T. Bailis et al., U.S. pending patent application Ser. No. 10/016,449 (docket RPS920010127US1), “Method and System for Use of a Field Programmable Gate Array Function within an Application Specific Integrated Circuit (ASIC) to Enable Creation of a Debugger Client within the ASIC”.
R. T. Bailis et al., U.S. pending patent application Ser. No. 10/016,448 (docket RPS920010128US1), “Method and System for Use of a Field Programmable Function within an Application Specific Integrated Circuit (ASIC) to Access Internal Signals for External Observation and Control”.
R. T. Bailis et al. U.S. pending patent application Ser. No. 10/015,922 (docket RPS920010129US1), “Method and System for Use of a Field Programmable Interconnect within an ASIC for Configuring the ASIC”.
R. T. Bailis et al., U.S. pending patent application Ser. No. 10/015,923 (docket RPS920010131US1), “Method and System for Use of a Field Programmable Function within a Standard Cell Chip for Repair of Logic Circuits”.
R. T. Bailis et al., U.S. pending patent application Ser. No. 10/015,921 (docket RPS920010132US1), “Method and System for Use of a Field Programmable Gate Array (FPGA) Cell for Controlling Access to On-Chip Functions of a System on a Chip (SOC) Integrated Circuit”.

Affiliated with

Also associated with

Rating

Method and system for use of a field programmable function... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for use of a field programmable function..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for use of a field programmable function... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3178086