Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate
2007-03-13
2007-03-13
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
Reexamination Certificate
active
09874173
ABSTRACT:
The present invention provides methods and memory structures for efficient tracking and recycling of physical register assignments. The disclosed methods and memory structures each provide an approach to reduce the size of the memory structures needed to track the usage of the physical registers and the recycling of these registers.
REFERENCES:
patent: 5546554 (1996-08-01), Yung et al.
patent: 5758112 (1998-05-01), Yeager et al.
patent: 6108771 (2000-08-01), Gaertner et al.
patent: 6505293 (2003-01-01), Jourdan et al.
patent: 463628 (1992-01-01), None
patent: 463628 (1992-01-01), None
patent: 600611 (1994-06-01), None
patent: 600611 (1994-06-01), None
patent: 730225 (1996-09-01), None
patent: 730225 (1996-09-01), None
Tanenbaum, “Structured Computer Organization, 2nd Edition,” 1984, p. 11.
Eggers et al., “Simultaneous Multithreading: A Platform for Next-generation Processors,” 1997, pp. 1-15.
Bhiawala Masooma
Gold Spencer M.
Staraitis Julie M.
Chan Eddie
Chapin IP Law LLC
Chapin, Esq. Barry W.
Huisman David J.
Sun Microsystems Inc.
LandOfFree
Method and system for tracking and recycling physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for tracking and recycling physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for tracking and recycling physical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3747847