Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-08-21
2000-10-17
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710 5, 710 22, 710126, 710127, 345521, 345501, G06F 1300
Patent
active
061346233
ABSTRACT:
A system for coupling a host processor to a memory subsystem and enabling efficient transfer of data therebetween, where the memory subsystem responds to a data block read request by dispatching the designated data block and N data segments that are used by the receiver to determine the integrity of the data transfer. The system comprises a first bus system which couples the memory subsystem, via a bridge, to a controller that is, in turn, coupled by a second bus system to the host processor. The controller responds to a read request from the host processor for a first data block by dispatching to the bridge modified read requests that include (i) an address of the first data block and (ii) an address for the N data integrity segments. The bridge transfers the modified read requests to the memory subsystem, receives the first data block from the memory subsystem and transfers it to the controller. The bridge then receives the N data integrity segments, uses them to check the integrity of the data transfer, and discards them. Because of the aforesaid handling of the N data integrity segments, the bridge, upon receiving a next read request of data in addresses that are sequential to the first data block, determines there has been no discontinuity of sequential data block addresses.
REFERENCES:
patent: 5448704 (1995-09-01), Spaniol et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 5634033 (1997-05-01), Stewart et al.
patent: 5664117 (1997-09-01), Shah et al.
patent: 5724613 (1998-03-01), Wszolek
patent: 5734924 (1998-03-01), Cheng et al.
IBM Technical Disclosure Bulletin, vol. 41, No. 01, Jan. 1998, pp. 749-751, "Generic Communication in a Multi-Component Computer System Model".
Garcia Raymond Eugene
Paveza John Richard
Dharia Rupal D.
International Business Machines - Corporation
Sheikh Ayaz R.
LandOfFree
Method and system for taking advantage of a pre-stage of data be does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for taking advantage of a pre-stage of data be, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for taking advantage of a pre-stage of data be will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-479340