Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2005-10-04
2005-10-04
Rinehart, Mark H. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C710S015000, C710S029000
Reexamination Certificate
active
06952746
ABSTRACT:
A method and system for enhancing performance of a bus in a data processing system is described. The method includes monitoring priority of processes in an operating system queue along with data flow through adapters coupled to the bus in a data processing system, determining if increased bus performance is desirable, and adjusting bus parameters to enhance the performance of the bus if increased bus performance is desirable.
REFERENCES:
patent: 5481755 (1996-01-01), Harper et al.
patent: 5640600 (1997-06-01), Satoh et al.
patent: 5751978 (1998-05-01), Tipple
patent: 5838681 (1998-11-01), Bonomi et al.
patent: 5848266 (1998-12-01), Scheurich
patent: 5890014 (1999-03-01), Long
patent: 5951664 (1999-09-01), Lambrecht et al.
patent: 6009476 (1999-12-01), Flory et al.
patent: 6023736 (2000-02-01), Lambeth et al.
patent: 6075772 (2000-06-01), Brown et al.
patent: 6088753 (2000-07-01), Sheafor et al.
patent: 6108734 (2000-08-01), Shand
patent: 6134624 (2000-10-01), Burns et al.
patent: 6134676 (2000-10-01), VanHuben et al.
patent: 6363445 (2002-03-01), Jeddeloh
patent: 6397287 (2002-05-01), Brown et al.
patent: 6502212 (2002-12-01), Coyle et al.
patent: 19740514 (1998-12-01), None
patent: 57111621 (1982-07-01), None
patent: 60007553 (1985-01-01), None
patent: 5089032 (1993-04-01), None
patent: 10143460 (1998-05-01), None
patent: 2000041060 (1998-07-01), None
Foster, “Spreadsheet Approach for Early Optimization of Large Bus Switching Performance”, IEEE Southern Tier Tech Conf Issue Cat. No. 90TH0313-7/New York, 1990, pp. 165-171, 281.
Marshall, “Building Stnardards Based COTS Multiprocessor Computer Systems for Space Around a High Speed Serial Bus Network”, 17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No. 98CH36267), Pt. vol. 1, pp. D29/1-D29/8 vol. 1, Published New York, NY, USA, 1998 2 vol. (xi+xv+1444) pp., Abstract.
Bennett, “Break the Performance Bottlenecks in Today's Multiprocessor Designs”, EDN (European Edition), vol. 39, No. 14, pp. 113-114, 117-118, 120, Jul. 7, 1994, Abstract.
Pleshek,“Intelligent Host Bus Adapters Increase SCSI-2 Bus Performance”, I&CS, vol. 65, No. 3, pp. 41-43, Mar. 1992, Abstract.
Frank, “The Sbus: Sun's High Performance System Bus for RISC Workstations”, COMPCON Spring '90: Thirty-Fifth IEEE Computer Society International Conference. Intellectual Leverage. Digest of Papers. (Cat. No. 90CH2843-1, pp. 189-194, Published Los Alamitos, CA, USA, 1990, Sponsored by IEEE, Abstract.
Capps, Jr. Louis Bennie
Daniels Scott Leonard
Mealey Bruce
Lammes Francis
McBurney Mark E.
Rinehart Mark H.
Vu Trisha
Yee Duke W.
LandOfFree
Method and system for system performance optimization via... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for system performance optimization via..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for system performance optimization via... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3465937