Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Patent
1997-09-05
1999-11-23
Nu Ton, My-Trang
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
327 57, H03K 522
Patent
active
059907070
ABSTRACT:
A system and method is provided having a flash analog-to-digital converter (ADC) that includes an input signal buffer, a plurality of identical voltage comparators, and a reference generator. A clock signal defines the time instances at which the instantaneous input signal voltage is compared against a plurality of reference voltages generated by the reference generator. The individual comparator consists of a an integrating amplifier stage followed by an analog latching stage and a digital latch. The integrating amplifier input is allowed to track the input signal continuously. The amplifier output voltage is forced to a voltage close to zero before each conversion cycle is initiated by the ADC clock. At the beginning of the conversion cycle, the amplifier output is released and its voltage will follow an excursion related to the integral of the input of the amplifier. At a predefined time moment later, the analog latch is activated. When activated, the analog latch performs a binary decision that exclusively depends on the sign of the amplifier output voltage at the moment of the an analog latch is activation. The analog latch output may be synchronized with the ADC clock with a digital latch. After a latch period, the amplifier and latch may be reset to zero and the comparator is ready to perform another comparison. In this manner, the analog signal is sampled by use of a sliced integration technique which corresponds to an integral of individual slices of the analog input.
REFERENCES:
patent: 4251803 (1981-02-01), Debord et al.
patent: 4408349 (1983-10-01), Yukawa
patent: 4591902 (1986-05-01), Masubuchi
patent: 4864437 (1989-09-01), Couse et al.
patent: 4979055 (1990-12-01), Squires et al.
patent: 5170299 (1992-12-01), Moon
patent: 5255136 (1993-10-01), Machado et al.
patent: 5297184 (1994-03-01), Behrens et al.
patent: 5321559 (1994-06-01), Nguyen et al.
patent: 5335365 (1994-08-01), Ballantyne et al.
patent: 5345342 (1994-09-01), Abbott et al.
patent: 5384671 (1995-01-01), Fisher
patent: 5422760 (1995-06-01), Abbott et al.
patent: 5424881 (1995-06-01), Behrens et al.
patent: 5459679 (1995-10-01), Ziperovich
patent: 5546028 (1996-08-01), Yamaguchi
patent: 5572558 (1996-11-01), Beherns
patent: 5576904 (1996-11-01), Behrens
patent: 5638230 (1997-06-01), Kadlec
patent: 5642243 (1997-06-01), Bliss
McCall, K.J. et al., "A 6-Bit 125 MH CMOS A/D Converter", Proceedings of the Custom Integrated Circuits Conference, Boston, 5/3-6, 1992, No. Conf. 14 pp. 16.8.1-16.8.4, XP000340926, IEEE.
Glincman, M., "CMOS/SOS Flash ADC Speeds on Low Power for Low Cost", Electronic Design, vol. 28, No. 24, Nov. 1980, pp. 227-231, XP002086479, Hasbrook Heights, NJ.
Cideciyan et al., "A PRML System for Digital Magnetic Recording," IEEE J. on Sel. Com.., 10, Jan. 1992.
Coker et al., "Implementation of PRML in a Rigid Disk Drive," IBM Storage Systems Products Division, Manuscript received Jul. 7, 1991.
Fields et al., "SA 19.1: A 200Mb/s CMOS EPRML Channel with Integrated Servo Demodulator for Magnetic Hard Disks," IEEE Int'l Solid-State Circuits Conf, Feb. 8, 1997.
Goodenough, "DSP Technique Nearly Doubles Disk Capacity," Electronic Design, 53-57, Feb. 4, 1993.
Reed et al., "Performance of A d=0 Demod/Remod Detector With Partial Erasure Matching," Cirrus Logic, Manuscript received Feb. 4, 1997.
Spalding et al., "SA 19.5: A 200Msample/s 6b Flash ADC in 0.6.mu.m CMOS," IEEE International Solid-State Circuits Conference, Feb. 10, 1996.
Spurbeck et al., "Interpolated Timing Recovery for Hard Disk Drive Read Channels," IEEE, Aug., 1997.
Tuttle et al., "TP 4.2: A 130Mb/s PRML Read/Write Channel with Digital-Servo Detection," IEEE International Solid-State Circuits Conference, Feb. 8, 1996.
Vanderkooy et al., "Resolution Below the Least Significant Bit in Digital Systems with Dither," J. Audio Eng. Soc., 32(3), Mar. 1984.
Welland et al., "FA 17.1: A Digital Read/Write Channel with EEPR4 Detection," IEEE International Solid-State Circuits Conference, Feb. 18, 1994.
Welland et al., "Implementation of a Digital Read/Write Channel with EEPR4 Detection," IEEE Transactions, Magnetics; 31(2), Mar. 1995.
Welland et al., "Implementation of a Digital Read/Write Channel with EEPR4 Detection,"-Outline; Crystal Semiconductor Corporation and Cirrus Logic; TMRC '94 Session:F2.
Yamasaki et al., SA 19.2: A 1,7 Code EEPR4 Read Channel IC with an Analog Noise Whitened Detector, IEEE International Solid-State Circuits Conference, Feb. 8, 1997.
Croman Russell
Goldenberg Marius
Cirrus Logic Inc.
Egan Richard D.
Nu Ton My-Trang
Shifrin Dan A.
LandOfFree
Method and system for sliced integration of flash analog to digi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for sliced integration of flash analog to digi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for sliced integration of flash analog to digi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1225967