Method and system for sharing a computer resource between...

Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C709S230000, C370S394000

Reexamination Certificate

active

07131125

ABSTRACT:
Route switch packet architecture processes data packets using a multi-threaded pipelined machine wherein no instruction depends on a preceding instruction because each instruction in the pipeline is executed for a different thread. The route switch packet architecture transfers a data packet from a flexible data input buffer to a packet task manager, dispatches the data packet from the packet task manager to a multi-threaded pipelined analysis machine, classifies the data packet in the analysis machine, modifies and forwards the data packet in a packet manipulator. The route switch packet architecture includes an analysis machine having multiple pipelines, wherein one pipeline is dedicated to directly manipulating individual data bits of a bit field, a packet task manager, a packet manipulator, a global access bus including a master request bus and a slave request bus separated from each other and pipelined, an external memory engine, and a hash engine.

REFERENCES:
patent: 6081860 (2000-06-01), Bridges et al.
patent: 6115802 (2000-09-01), Tock et al.
patent: 6532509 (2003-03-01), Wolrich et al.
patent: 6606704 (2003-08-01), Adiletta et al.
patent: 6625654 (2003-09-01), Wolrich et al.
patent: 6633865 (2003-10-01), Liao
patent: 6661794 (2003-12-01), Wolrich et al.
patent: 6668317 (2003-12-01), Bernstein et al.
patent: 6965615 (2005-11-01), Kerr et al.
patent: WO 01/48696 (2001-07-01), None
EP01310699.2-2416 International Search Report dated Sep. 17, 2003.
Eggers, S. et al., “Simultaneous Multithreading: A Platform for Next-generation Processors” IEEE, ″Online XP02252719; cs.washinton.edu/research.
Vibhatavanij, K. et al, “Simultaneous Multithreatding-based Routers” Internet Aug. 21, 2000.
EP01310699.2-2416 European Search Report dated Jun. 9, 2004.
Bruening, Attoll: A High Performance Communication Device for Parallel Systems; Proceedings of the 1997 Conference on Advances in Parallel and Distributed Computing, ″online! 1997, pp. 228-234.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for sharing a computer resource between... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for sharing a computer resource between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for sharing a computer resource between... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3617491

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.