Method and system for setting a secure computer environment

Details Method and system for setting a secure computer environment Method and system for setting a secure computer environment

2005-08-02

2005-08-02

Jung, David (Department: 2134)

Electrical computers and digital processing systems: support

Multiple computer communication using cryptography

Protection at a particular protocol layer

C713S192000, C713S002000

Reexamination Certificate

active

06925570

ABSTRACT:
A computer system processor incorporates a special S-latch which may only be set by secure signals. One state of the S-latch sets the processor into a secure mode where it only executes instructions and not commands from an In Circuit Emulator (ICE) unit. A second state of the S-latch sets the processor into a non-secure mode. A non-volatile random access memory (NVRAM) is written with secure data which can only be read by boot block code stored in a BIOS storage device. The boot block code is operable to read the secure data in the NVRAM and set the S-latch to an appropriate security state. If the boot block code cannot set the S-latch, then remaining boot up with BIOS data is stopped. On boot up the boot block code reads the NVRAM and sets the S-latch into the appropriate security state.

REFERENCES:
patent: 5446904 (1995-08-01), Belt et al.
patent: 5850562 (1998-12-01), Crump et al.
patent: 5978584 (1999-11-01), Nishibata et al.
http://www.infineon.com/cmc_upload/documents/029/213/SPI_SLE11C001SU_1001.pdf.
http://www.arm.com/miscPDFs/4498.pdf.
http://www.academicsuperstore.com/market/marketdisp.html?PartNo=719247.
Suh et al., Security: Secure program execution via dynamic information flow tracking, Oct. 2004 Proceedings of the 11th international conference on Architectural support for programming languages and operating systems.
Smart-cards-a cost-effective solution against electronic fraud Lassus, M.; Security and Detection, 1997. ECOS 97., European Conference on, Apr. 28-30, 1997.
On the hardware design for DES cipher in tamper resistant devices against differential fault analysis Lih-Yang Wang; Chi-Sung Laih; Hang-Geng Tsai; Nern-Min Huang; Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symp.

Affiliated with

Also associated with

Rating

Method and system for setting a secure computer environment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for setting a secure computer environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for setting a secure computer environment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3489662