Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-13
2008-05-13
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07373618
ABSTRACT:
A system, method, computer program, and article of manufacture for generating a golden circuit including datapath components for equivalence checking of synthesized revised circuit. The method includes generating a set of static, dynamic and derived candidates for the datapath component subcircuit, evaluating the similarity degree for each candidate in relation to the revised circuits and selecting one candidate for implementation in the golden circuit. As a result, the subcircuit of datapath component in the golden circuit is replaced with the subcircuit which is more similar to the revised circuit to improve the efficiency of the equivalence checking.
REFERENCES:
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 6148436 (2000-11-01), Wohl
patent: 6163876 (2000-12-01), Ashar et al.
patent: 6336206 (2002-01-01), Lockyear
patent: 6378112 (2002-04-01), Martin et al.
patent: 6457173 (2002-09-01), Gupta et al.
patent: 6490717 (2002-12-01), Pedersen et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6598215 (2003-07-01), Das et al.
patent: 6611947 (2003-08-01), Higgins et al.
patent: 6738392 (2004-05-01), Thurston
patent: 6742174 (2004-05-01), Chen et al.
patent: 6999910 (2006-02-01), Koford et al.
Brand, D. “Verification of Large Synthesized Designs” Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-93), Digest of Technical Papers, Santa Clara, California, Nov. 7-11, 1993, pp. 534-537.
Burch, J.R. et al. “Symbolic Model Checking for Sequential Circuit Verification” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Apr. 1994, vol. 13, No. 4, pp. 401-424.
Kuehlmann, A. et al. “Equivalence Checking Using Cuts and Heaps” Proceedings of the 34th Annual ACM/IEEE Design Automation Conference (DAC 97), Anaheim, California, Jun. 9-13, 1997, pp. 263-268.
Pawlovsky, A.P. et al. “Verification of Register Transfer Level (RTL) Designs” Proceedings of the Pacific Rim International Symposium on Fault Tolerant Systems (PRFTS '91), Kawasaki, Japan, Sep. 26-27, 1991, pp. 30-35.
Stoffel, D. et al. “Logic Equivalence Checking by Optimization Techniques” Proceedings of the International Workshop on CAD, Test and Evaluation of Dependability; Beijing, China, Jul. 2-3, 1996, pp. 85-90.
Vakilotojar, V. et al. “RTL Verification of Timed Asynchronous and Heterogeneous Systems Using Symbolic Model Checking” Proceedings of the ASP-DAC '97: Asia and South Pacific Design Automation Conference, Chiba City, Japan, Jan. 28-31, 1997, pp. 181-188.
U.S. Appl. No. 11/444,971, filed May 31, 2006.
Feng Tao
Khoo Kei-Yong
Lin Chih-Chang
Paul Debjyoti
Bingham & McCutchen LLP
Cadence Design Systems Inc.
Lin Sun James
LandOfFree
Method and system for selection and replacement of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for selection and replacement of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for selection and replacement of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2760258