Method and system for screening nets in a post-layout...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S106000, C716S107000, C716S108000, C716S110000, C716S111000, C716S113000, C716S115000, C716S134000, C703S002000, C703S003000, C703S004000, C703S013000, C703S014000

Reexamination Certificate

active

08060852

ABSTRACT:
A method and systems are provided for screening and rapid evaluation of routed nets in a post-layout circuit environment, such as in the design of printed circuit boards. A portion of nets are selected for determination of associated signal quality factors. Signal channels containing one or more selected nets are then built. A reference input stimulus is propagated along each of the signal channels in a frequency based simulation for generating characteristic responses of the selected nets' signal channels. A signal channel quality factor is obtained for each signal channel based upon its characteristic response. The signal channels and their nets are then comparatively analyzed according to corresponding signal channel quality factors to selectively identify any aberrant nets warranting supplemental evaluation for faults.

REFERENCES:
patent: 5390193 (1995-02-01), Millman et al.
patent: 6744262 (2004-06-01), Adamian
patent: 7120890 (2006-10-01), Urata et al.
patent: 7506283 (2009-03-01), Bailey et al.
“Cadence OrCAD Signal Explorer Signal Integrity Technology”; http://www.cadence.com/rl/Resources/datasheets/pcb—signal—integrity—ds.pdf; Cadence Design Systems, Inc. 2008; 3 pages.
Foster; “Anatomy of an Eye Diagram—a Primer”; http://www.bertscope.com/Literature/White—Papers/Eye—Anatomy.pdf; SyntheSys Research, Inc.; 2004; 8 pages.
“Agilent—Correlation of Simulation versus Measurement in Frequency and Time Domain”; http://cp.literature.agilent.com/litweb/pdf/5989-1940EN.pdf; Cadence Design Systems, Inc. and Agilent Technologies, Inc.; Dec. 6, 2004; 20 pages.
“Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs”; http://www.altera.com/literature/wp/signal-integrity—s2-v4.pdf; Altera Corporation; Mar. 2005; 10 pages.
Telian, D., et al.; “New Serial Link Simulation Process, 6 Gbps SAS Case Study”; DesignCon 2009; http://www.siguys.com/resources/2009—DesignCon—6Gbps—Simulation—Paper.pdf; 2009; 25 pages.
Matoglu, E., et al.; “Design and Verification of Multi-Gigabit Transmission Channels Using Equalization Techniques”; Electronic Components and Technology Conference, 2005. Proceedings. 55th; May 31-Jun. 3, 2005; vol. 2; pp. 1531-1535.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for screening nets in a post-layout... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for screening nets in a post-layout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for screening nets in a post-layout... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4288360

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.