Static information storage and retrieval – Read/write circuit – Testing
Patent
1994-09-02
1995-06-06
Beausoliel, Jr., Robert W.
Static information storage and retrieval
Read/write circuit
Testing
371 28, G01R 3130, G06F 1100, G11C 700
Patent
active
054228522
ABSTRACT:
A method of testing a circuit having one or more memory cells, such as a random access memory, register or latch, is disclosed herein. A selected pattern (e.g., all "1"s, all "0"s, or alternating "1"s and "0 38 s) is stored (block 10) in each memory cell of the circuit under test. The power to-each of the cells is then lowered (block 12) to a selected voltage level which is below the static holding voltage, but greater than zero volts. The voltage level may have been previously determined. After a selected time period (which may also have been previously determined), the power to each of the cells is restored (block 14) and the logical state present in each cell is compared (block 16) with the initially stored logical state to determine if any of the cells have switched to another logical state. This procedure may be repeated (blocks 18-26) a number of times. Other systems and methods are also disclosed.
REFERENCES:
patent: 3618030 (1971-11-01), Creasy
patent: 3969618 (1976-07-01), Strubel et al.
patent: 4061908 (1977-12-01), de Jonge et al.
patent: 4418403 (1983-11-01), O'Toole et al.
patent: 4503538 (1985-03-01), Fritz
patent: 4553225 (1985-11-01), Ohe
patent: 4646307 (1987-02-01), Nishimura
patent: 4680762 (1987-07-01), Hardee et al.
patent: 4819237 (1989-04-01), Hamilton et al.
patent: 4903265 (1990-02-01), Shannon et al.
patent: 5023874 (1991-06-01), Houston
patent: 5053698 (1991-10-01), Ueda
patent: 5119337 (1992-06-01), Shimizu et al.
patent: 5157629 (1992-10-01), Sato et al.
Bell Robert A.
Hite Larry R.
Houston Theodore W.
Beausoliel, Jr. Robert W.
Donaldson Richard L.
Kesterson James C.
Matsil Ira S.
Palys Joseph E.
LandOfFree
Method and system for screening logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for screening logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for screening logic circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-992566