Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-04-10
2007-04-10
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S801000
Reexamination Certificate
active
10613824
ABSTRACT:
An approach is provided for decoding a low density parity check (LDPC) coded signal. Edge values associated with a structured parity check matrix used to generate the LDPC coded signal are retrieved from memory. The edge values specify the relationship of bit nodes and check nodes, and are stored within memory according to a predetermined scheme that permits concurrent retrieval of a set of the edge values. A decoded signal corresponding to the LDPC coded signal is output based on the retrieved edge values.
REFERENCES:
patent: 6633856 (2003-10-01), Richardson et al.
patent: 6715121 (2004-03-01), Laurent
patent: 6938196 (2005-08-01), Richardson et al.
patent: 2002/0042899 (2002-04-01), Tzannes et al.
patent: 2002/0051501 (2002-05-01), Demjanenko et al.
patent: 2003/0023917 (2003-01-01), Richardson et al.
patent: 2003/0074626 (2003-04-01), Coker et al.
patent: 2003/0104788 (2003-06-01), Kim
patent: 2004/0034827 (2004-02-01), Shen et al.
patent: 2005/0005231 (2005-01-01), Sun et al.
patent: 2005/0063484 (2005-03-01), Eroz et al.
patent: 07-050598 (1995-02-01), None
Mansour et al. , “Low-Power VLSI Decoder Architectures for LDPC Codes”, Proceedings, IEEE International Symposium on Lower Power Electronics and Design, ISLPED '02, pp. 284-289, Aug. 12-14, 2002.
T. Zhang et al., “Joint Code and Decoder Design for Implementation-Oriented (3,k)-Regular LDPC Codes”, Proceedings, 35th Asilomar Conference on Signals, Systems, & Computers, pp. 1232-1236, Nov. 4-7, 2001.
E. Boutillon et al., “Decoder-First Code Design”, Proceedings, International Symposium on Turbo Codes and Related Topics, pp. 459-462, Sep. 4-7, 2000.
G. Al-Rawi et al., “Optimizing the Mapping of Low-Density Parity Check Codes on Parallel Decoding Architectures”, Proceedings, IEEE Conference on Information Technology: Coding and Computing, pp. 578-586, Apr. 2-4, 2001.
A. Selvarathinam et al., “A Massively Scaleable Decoder Architecture for Low-Density Parity-Check Codes”, Proceedings, IEEE International Symposium on Circuits and Systems, vol. 2, pp. 61-64, May 25-28, 2003.
Richardson, Thomas J. et al., “Efficient Encoding of Low-Density Parity-Check Codes”, IEEE Transactions on Information Theory, vol. 47, No. 2, Feb. 2001.
Echard, Rich et al.; “The π-Rotation Low-Density Parity Check Codes”; 2001 IEEE; pp. 980-984; XP-001099251.
Wadayama, Tadashi; “A Coded Modulation Scheme Based on Low Density Parity Check Codes”; IEICE Trans. Fundamentals; vol. E84-A, No. 10; Oct. 2001; Paper—Special Issue on a Special Issue of IEICE Transactions.
Eleftherious, E. and Olcer, S.; “Low-Density Parity-Check Codes for Digital Subscriber Lines”, 2002 IEEE, pp. 1752-1757.
“Flarion Improves Speed for Data Communications and Multimedia Applications with Enhanced Forward Error-Correction Codes”, Press Releases, Feb. 19, 2002, http://www.flarion.com
ews/pr—2002/021902.asp.
Ancken Adam Von
Cassagnol Bob
Eroz Mustafa
Lee Lin-Nan
Sun Feng-Wen
Chaudry Mujtaba K.
De'cady Albert
Grunebach Georgann S.
The DirectTV Group, Inc.
LandOfFree
Method and system for routing in low density parity check... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for routing in low density parity check..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for routing in low density parity check... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3784987