Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-05-30
2006-05-30
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S746000, C714S704000
Reexamination Certificate
active
07055084
ABSTRACT:
A method and system for regulating the decision threshold and the sampling clock phase of a data regenerator for a binary signal, wherein error correction signals for erroneous 1-bits and 0-bits are used for regulating the decision threshold of a decision stage, and further phase correction signals between transitions of binary signals serve for the phase regulation of a sampling clock signal.
REFERENCES:
patent: 4360926 (1982-11-01), Hedin et al.
patent: 4823360 (1989-04-01), Tremblay et al.
patent: 6188737 (2001-02-01), Bruce et al.
patent: 6577696 (2003-06-01), Burgmeier et al.
patent: 6580763 (2003-06-01), Mullner et al.
patent: 6625772 (2003-09-01), Stoll
patent: 6715113 (2004-03-01), Bendak et al.
patent: 197 17 642 (1998-11-01), None
patent: WO 99/12315 (1999-03-01), None
Bock Harald
Faerbert Andreas
Peisl Wolfgang
Alphonse Fritz
Bell Boyd & Lloyd LLC
De'cady Albert
Siemens Aktiengesellschaft
LandOfFree
Method and system for regulating the decision threshold and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for regulating the decision threshold and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for regulating the decision threshold and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3628032