Method and system for reducing latency

Details Method and system for reducing latency Method and system for reducing latency

2006-02-28

2008-12-30

Ellis, Kevin (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S167000, C709S212000

Reexamination Certificate

active

07472234

ABSTRACT:
Embodiments generally relate to a method of reducing latency and cost. A device access request is received in a memory of non-local node over a NUMA interconnect from a source node. The device access request is forwarded to an off-node controller from the memory of the non-local node. The device access request completion notification and data is forwarded to the source node.

Affiliated with

Also associated with

Rating

Method and system for reducing latency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for reducing latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reducing latency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4035072