Method and system for reducing I/O noise and power

Details Method and system for reducing I/O noise and power Method and system for reducing I/O noise and power

2011-04-19

2011-04-19

Crawford, Jason M (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

C326S086000, C326S087000, C327S109000, C327S112000

Reexamination Certificate

active

07928756

ABSTRACT:
In an I/O circuit, noise reduction and power savings are achieved by providing feedback from the output of the I/O driver to control the current through the pre-driver and thereby the current through the driver transistors after a non-zero time delay following a low to high or high to low data signal change.

REFERENCES:
patent: 5218239 (1993-06-01), Boomer
patent: 5426376 (1995-06-01), Wong et al.
patent: 5438277 (1995-08-01), Sharpe-Geisler
patent: 5534791 (1996-07-01), Mattos et al.
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 6160416 (2000-12-01), Adduci et al.
patent: 6265892 (2001-07-01), Jou et al.
patent: 6313672 (2001-11-01), Ajit et al.
patent: 6320432 (2001-11-01), Nagao
patent: 6348814 (2002-02-01), Peterson
patent: 6686763 (2004-02-01), Yen
patent: 2002/0135405 (2002-09-01), Chen
patent: 2006/0119326 (2006-06-01), Jiang

Affiliated with

Also associated with

Rating

Method and system for reducing I/O noise and power does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for reducing I/O noise and power, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reducing I/O noise and power will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2665625