Method and system for processing geometrical layout design data

Details Method and system for processing geometrical layout design data Method and system for processing geometrical layout design data

2007-09-13

2010-10-26

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07823110

ABSTRACT:
A method and system for processing geometrical layout design data in a computation network. The method includes assigning one or more partitions of the geometrical layout design data to one or more computing devices. One or more partitions are assigned based on first predefined parameters. The method further includes receiving a minimum-hierarchy representation of the geometrical layout design data and a partition information corresponding to one or more partition assigned. The partition information corresponding to a partition assigned includes a spatial information corresponding to the partition. Further, the minimum-hierarchy representation includes a plurality of cells. Each cell in the minimum-hierarchy representation may include zero or more bounding box information and zero or more cell-references. Further, the method includes retrieving one or more fragments based on each of the partition information and the minimum-hierarchy representation. A fragment can include one or more parts of a cell of the geometrical layout design data.

REFERENCES:
patent: 5699265 (1997-12-01), Scepanovic et al.
patent: 5909376 (1999-06-01), Scepanovic et al.
patent: 6134702 (2000-10-01), Scepanovic et al.
patent: 6449761 (2002-09-01), Greidinger et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6480991 (2002-11-01), Cho et al.
patent: 6519749 (2003-02-01), Chao et al.
patent: 7614033 (2009-11-01), Pierrat et al.
patent: 2002/0078285 (2002-06-01), Hofstee et al.
patent: 2002/0078308 (2002-06-01), Altman et al.
patent: 2003/0005398 (2003-01-01), Cho et al.
Banos et al., “A Parallel Evolutionary Algoirthm for Circuit Partitioning”, Eleventh Euromicro Conference on Prallel, Distributed and Network-Based Processing, Feb. 5-7, 2003, pp. 365-371.

Affiliated with

Also associated with

Rating

Method and system for processing geometrical layout design data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for processing geometrical layout design data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for processing geometrical layout design data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4195718