Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-09-19
2006-09-19
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S316000, C710S008000, C710S243000, C709S242000, C709S238000, C326S040000, C711S163000
Reexamination Certificate
active
07111101
ABSTRACT:
A method of port numbering in an interconnect device includes loading a port configuration value from a memory device. One or more ports and subports are enabled according to the configuration value. Contiguous logical port numbers are assigned to the one or more ports and subports included in the interconnect device. A mapping request is received; and a mapped response associated with the mapping request is provided to an entity.
REFERENCES:
patent: 5797036 (1998-08-01), Kikinis
patent: 6839794 (2005-01-01), Schober
patent: 6957312 (2005-10-01), Chou et al.
patent: 6988161 (2006-01-01), McConnell et al.
patent: 7010633 (2006-03-01), Arndt et al.
patent: 7043569 (2006-05-01), Chou et al.
patent: 2002/0133622 (2002-09-01), Pinto
patent: 2003/0026260 (2003-02-01), Ogasawara et al.
patent: 2003/0033427 (2003-02-01), Brahmaroutu
patent: 2003/0093627 (2003-05-01), Neal et al.
patent: 2003/0120852 (2003-06-01), McConnell et al.
patent: 2004/0095928 (2004-05-01), O'Neill et al.
patent: 2004/0213220 (2004-10-01), Davis
patent: 2004/0264309 (2004-12-01), Stolowitz
patent: 2006/0006905 (2006-01-01), Chou et al.
patent: 03113662 (1991-05-01), None
patent: 09284308 (1997-10-01), None
“Interconnecting Structure between a N Ports Switch Module and a Backplane Connector,” Jan. 1, 1999, IBM Corporation, Research Disclosure, UK, vol. 42, Issue 417.
U.S. Appl. No. 60/464,892.
Intel—8237A High Performance Programmable DMA Controller (8237A-5).
Bourke Daniel
Chou Norman C.
Vajjhala Prasad
Ayago Technologies General IP (Singapore) Ptd. Ltd.
Misiura Brian
Perveen Rehana
LandOfFree
Method and system for port numbering in an interconnect device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for port numbering in an interconnect device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for port numbering in an interconnect device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3562640