Method and system for performing timing analysis on a circuit

Details Method and system for performing timing analysis on a circuit Method and system for performing timing analysis on a circuit

2006-12-26

2006-12-26

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07155692

ABSTRACT:
A method and apparatus for analyzing a circuit are described herein. The circuit may comprise at least two nodes, wherein each of the nodes has timing requirements associated therewith. An embodiment of the method comprises receiving a failure time of first node, wherein the failure time represents the time within which a signal must arrive at the first node from the second node in order to avoid a timing violation of the circuit. The second node is upstream of the first node. A potential slack is determined for the first node based on the failure time of the first node, wherein the potential slack is equal to the failure time minus the sum of the target time and the delay between the first node and the second node. The analysis is terminated if the potential slack is less than a first predetermined value. The target slack at the first node is determined, wherein the target slack is equal to the timing requirement of the first node minus the sum of the timing requirement of the second node and the delay between the first node and the second node. The timing requirement of the first node may be changed or relaxed if the target slack is less than a second predetermined value.

REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5778216 (1998-07-01), Venkatesh
patent: 5796621 (1998-08-01), Dudley et al.
patent: 6484298 (2002-11-01), Nag et al.
patent: 6487705 (2002-11-01), Roethig et al.
patent: 6763506 (2004-07-01), Betz et al.
patent: 6795951 (2004-09-01), Hathaway et al.
patent: 7003747 (2006-02-01), Zhou et al.
patent: 7036100 (2006-04-01), Tyler et al.
patent: 2004/0194044 (2004-09-01), Tanaka
patent: 2005/0183051 (2005-08-01), Darsow et al.

Affiliated with

Also associated with

Rating

Method and system for performing timing analysis on a circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for performing timing analysis on a circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing timing analysis on a circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3696632