Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-13
2008-05-13
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S002000
Reexamination Certificate
active
07373624
ABSTRACT:
A method for performing verification is disclosed. The method includes receiving a design, including one or one or more targets, one or more constraints, one or more registers and one or more inputs. A first function of one of the one or more targets over the one or more registers and the one or more inputs is computed. A second function of one or more of the one or more constraints over the one or more registers and the one or more inputs is computed. The inputs of the first function and the second function are existentially quantified. A bounded analysis is performed to determine if the one of the one or more targets may be hit while adhering to the constraints. A preimage of the inputs of the first function and a preimage of the inputs of the second function is existentially quantified to create a synthesizable preimage. The synthesizable preimage is simplified and synthesized to create an enlarged target. Verification of the enlarged target is performed.
REFERENCES:
patent: 5301318 (1994-04-01), Mittal
patent: 5956257 (1999-09-01), Ginetti et al.
patent: 6134516 (2000-10-01), Wang et al.
patent: 6698003 (2004-02-01), Baumgartner et al.
patent: 6728665 (2004-04-01), Gupta et al.
patent: 6757876 (2004-06-01), Habitz
Bischoff, Gabriel P.; Karl S. Brace, G. Cabodi, S. Nocco, S. Quer. Exploiting Target Enlargment and Dynamic Abstraction within Mixed BDD and SAT Invariant Checking. Second International Workshop on Bounded Model Checking. Jul. 2004.
Shen-Fu Hsiao; Jia-Siang Yeh; Da-Yen Chen; High-performance multiplexer-based logic synthesis using pass-transistor logic. The 2000 IEEE International Symposium on Circuits and Systems, 2000. vol. 2, May 28-31, 2000, pp. 325-328.
Parthasarathy et al., Safety Property Verification Using Sequential SAT and Bounded Model Checking, IEEE Design & Test of Computers, 21(2), Mar.-Apr. 2004. pp. 132-143.
Baumgartner et al., Property Checking via Structural Analysis, Computer Aided Verification, 14th International Conference, CAV 2002, Jul. 27-31, 2002 Proceedings, pp. 152-165.
Baumgartner Jason R.
Kanzelman Robert L.
Mony Hari
Paruthi Viresh
Dillon & Yudell LLP
International Business Machines - Corporation
Kik Phallaka
Lin Aric
LandOfFree
Method and system for performing target enlargement in the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing target enlargement in the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing target enlargement in the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3983923