Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-20
2007-03-20
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10709376
ABSTRACT:
A method for performing static timing analysis on digital electronic circuits is disclosed. A snip (or DC adjust) file is initially generated. Static timing analysis is then performed on the final circuit netlist using the snip file. If the final circuit netlist meets all the timing constraints, the snip file is converted to a group of cutpoints, and formal verification is performed on the cutpoints. A determination is made as to whether or not the cutpoints pass formal verification. If the cutpoints pass formal verification, the user analysis on the final circuit netlist is completed, and the final circuit netlist can proceed to manufacturing. Otherwise, if the cutpoints do not pass formal verification, a flag is issued to alert a user. The user then has to either modify certain snip point(s) within the snip file or modify the circuit netlist, and perform the user analysis again.
REFERENCES:
patent: 6099580 (2000-08-01), Boyle et al.
patent: 6237127 (2001-05-01), Craven et al.
patent: 6308299 (2001-10-01), Burch et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6539536 (2003-03-01), Singh et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6564358 (2003-05-01), Moondanos et al.
patent: 6668362 (2003-12-01), McIlwain et al.
patent: 6792581 (2004-09-01), Moondanos et al.
patent: 6810505 (2004-10-01), Tetelbaum et al.
Charlebois Steven E.
Salem Gerard M.
Dillon & Yudell LLP
International Business Machines - Corporation
Le Strange Michael J.
Siek Vuthe
LandOfFree
Method and system for performing static timing analysis on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing static timing analysis on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing static timing analysis on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3773305