Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-08
2006-08-08
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07089519
ABSTRACT:
The present invention introduces methods of creating floor plans and placements for non Manhattan integrated circuits with existing electronic design automation tools. To create a floor plan, an existing Manhattan based floor planning tool is used. The die size for the floor plan is reduced to take into account the improved wiring density of non Manhattan wiring. A non Manhattan global router is then used on the floor plan to create pin placements. The floor plan may create a floor plan having circuit modules with beveled corners to take advantage of diagonal wiring. To create a placement, an existing Manhattan based placer is first used to create an initial placement. The initial placement is then processed by a non Manhattan aware post processor. The post processor performs local optimizations on the initial placement to improve the placement for a non Manhattan routed integrated circuit.
REFERENCES:
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4777606 (1988-10-01), Fournier
patent: 4855929 (1989-08-01), Nakajima
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5224057 (1993-06-01), Igarashi et al.
patent: 5267176 (1993-11-01), Antreich et al.
patent: 5375069 (1994-12-01), Satoh et al.
patent: 5452224 (1995-09-01), Smith et al.
patent: 5519836 (1996-05-01), Gawlick et al.
patent: 5532934 (1996-07-01), Rostoker
patent: 5566078 (1996-10-01), Ding et al.
patent: 5578840 (1996-11-01), Scepanovic et al.
patent: 5587923 (1996-12-01), Wang
patent: 5618744 (1997-04-01), Suzuki et al.
patent: 5633479 (1997-05-01), Hirano
patent: 5634093 (1997-05-01), Ashida et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5637920 (1997-06-01), Loo
patent: 5640327 (1997-06-01), Ting
patent: 5650653 (1997-07-01), Rostoker et al.
patent: 5663891 (1997-09-01), Bamji et al.
patent: 5699265 (1997-12-01), Scepanovic et al.
patent: 5742086 (1998-04-01), Rostoker et al.
patent: 5757089 (1998-05-01), Ishizuka
patent: 5757656 (1998-05-01), Hershberger et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5784289 (1998-07-01), Wang
patent: 5798936 (1998-08-01), Cheng
patent: 5811863 (1998-09-01), Rostoker et al.
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5838583 (1998-11-01), Varadarajan et al.
patent: 5859449 (1999-01-01), Kobayashi et al.
patent: 5889677 (1999-03-01), Yasuda et al.
patent: 5898597 (1999-04-01), Scepanovic et al.
patent: 5914887 (1999-06-01), Scepanovic et al.
patent: 5973376 (1999-10-01), Rostoker et al.
patent: 5980093 (1999-11-01), Jones et al.
patent: 6018623 (2000-01-01), Chang et al.
patent: 6035108 (2000-03-01), Kikuchi
patent: 6038385 (2000-03-01), Scepanovic et al.
patent: 6058254 (2000-05-01), Scepanovic et al.
patent: 6068662 (2000-05-01), Scepanovic et al.
patent: 6070108 (2000-05-01), Andreev et al.
patent: 6085032 (2000-07-01), Scepanovic et al.
patent: 6088519 (2000-07-01), Koford
patent: 6123736 (2000-09-01), Pavisic et al.
patent: 6128767 (2000-10-01), Chapman
patent: 6134702 (2000-10-01), Scepanovic et al.
patent: 6154873 (2000-11-01), Takahashi
patent: 6155725 (2000-12-01), Scepanovic et al.
patent: 6175950 (2001-01-01), Scepanovic et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6230306 (2001-05-01), Raspopovic et al.
patent: 6240541 (2001-05-01), Yasuda et al.
patent: 6247167 (2001-06-01), Raspopovic et al.
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6253363 (2001-06-01), Gasanov et al.
patent: 6260179 (2001-07-01), Ohsawa et al.
patent: 6262487 (2001-07-01), Igarashi et al.
patent: 6289495 (2001-09-01), Raspopovic et al.
patent: 6295634 (2001-09-01), Matsumoto
patent: 6301686 (2001-10-01), Kikuchi et al.
patent: 6317864 (2001-11-01), Kikuchi et al.
patent: 6324674 (2001-11-01), Andreev et al.
patent: 6324675 (2001-11-01), Dutta et al.
patent: 6327693 (2001-12-01), Cheng et al.
patent: 6327694 (2001-12-01), Kanazawa
patent: 6330707 (2001-12-01), Shinomiya et al.
patent: 6349403 (2002-02-01), Dutta et al.
patent: 6366279 (2002-04-01), Gorman et al.
patent: 6378121 (2002-04-01), Hiraga
patent: 6385758 (2002-05-01), Kikuchi et al.
patent: 6401234 (2002-06-01), Alpert et al.
patent: 6405358 (2002-06-01), Nuber
patent: 6407434 (2002-06-01), Rostoker et al.
patent: 6412097 (2002-06-01), Kikuchi et al.
patent: 6412102 (2002-06-01), Andreev et al.
patent: 6415422 (2002-07-01), Mehrotra et al.
patent: 6436804 (2002-08-01), Igarashi et al.
patent: 6442743 (2002-08-01), Sarrafzadeh et al.
patent: 6442745 (2002-08-01), Arunachalam et al.
patent: 6448591 (2002-09-01), Juengling
patent: 6463575 (2002-10-01), Takahashi
patent: 6473891 (2002-10-01), Shively
patent: 6480991 (2002-11-01), Cho et al.
patent: 6490713 (2002-12-01), Matsumoto
patent: 6505331 (2003-01-01), Bracha et al.
patent: 6516455 (2003-02-01), Teig et al.
patent: 6519751 (2003-02-01), Sriram et al.
patent: 6543043 (2003-04-01), Wang et al.
patent: 6546540 (2003-04-01), Igarashi et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6567967 (2003-05-01), Greidinger et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6618849 (2003-09-01), Teig et al.
patent: 6651224 (2003-11-01), Sano et al.
patent: 6651233 (2003-11-01), Teig et al.
patent: 6671864 (2003-12-01), Teig et al.
patent: 6678872 (2004-01-01), Teig et al.
patent: 6687893 (2004-02-01), Teig et al.
patent: 6738960 (2004-05-01), Teig et al.
patent: 6745379 (2004-06-01), Teig et al.
patent: 6795958 (2004-09-01), Teig et al.
patent: 6802049 (2004-10-01), Teig et al.
patent: 2001/0003843 (2001-06-01), Scepanovic et al.
patent: 2001/0009031 (2001-07-01), Nitta et al.
patent: 2002/0069397 (2002-06-01), Teig et al.
patent: 2002/0100007 (2002-07-01), Teig et al.
patent: 2002/0124231 (2002-09-01), Teig et al.
patent: 2002/0124235 (2002-09-01), Yamashita
patent: 2002/0133798 (2002-09-01), Teig et al.
patent: 2002/0147958 (2002-10-01), Teig et al.
patent: 2002/0157075 (2002-10-01), Teig et al.
patent: 2002/0166105 (2002-11-01), Teig et al.
patent: 2002/0170027 (2002-11-01), Teig et al.
patent: 2002/0182844 (2002-12-01), Igarashi et al.
patent: 2002/0199165 (2002-12-01), Teig et al.
patent: 2003/0005399 (2003-01-01), Igarashi et al.
patent: 2003/0014725 (2003-01-01), Sato et al.
patent: 2003/0018947 (2003-01-01), Teig et al.
patent: 2003/0025205 (2003-02-01), Shively
patent: 2003/0043827 (2003-03-01), Teig et al.
patent: 2003/0046646 (2003-03-01), Amano et al.
patent: 2003/0056187 (2003-03-01), Teig et al.
patent: 2003/0063568 (2003-04-01), Teig et al.
patent: 2003/0063614 (2003-04-01), Teig et al.
patent: 2003/0066042 (2003-04-01), Teig et al.
patent: 2003/0066043 (2003-04-01), Teig et al.
patent: 2003/0079193 (2003-04-01), Teig et al.
patent: 2003/0088841 (2003-05-01), Teig et al.
patent: 2003/0088844 (2003-05-01), Teig et al.
patent: 2003/0088845 (2003-05-01), Teig et al.
patent: 2003/0101428 (2003-05-01), Teig et al.
patent: 2003/0115566 (2003-06-01), Teig
patent: 2003/0217346 (2003-11-01), Teig et al.
patent: 2004/0044979 (2004-03-01), Aji et al.
patent: 2004/0123260 (2004-06-01), Teig et al.
patent: 64-15947 (1989-01-01), None
patent: 02-262354 (1990-10-01), None
patent: 03-173471 (1991-07-01), None
patent: 05-102305 (1993-04-01), None
patent: 05-243379 (1993-09-01), None
patent: 07-86407 (1995-03-01), None
patent: 09-162279 (1997-06-01), None
patent: 11-296560 (1999-10-01), None
patent: 2000-82743 (2000-03-01), None
Cho et al., “Wirimg space and length estimation in two-dimensional arrays”, May, 2000; Computer-Aided Design of Integrated Circuits ans Systems, IEEE Tranasactions on, vol. 19, Issue: 5, pp. 612-615.
U.S. Appl. No. 09/737,245, filed Dec. 13, 2000, Teig et al.
Ahuja, R. et al., Faster Algorithms for the Shortest Path Problem, Journal of the Association for Computing Machinery, vol. 37, No. 2, Apr. 1990, pp. 213-223.
Alexander et al., Performance-Oriented Placement and Routing for field-programmable gate arrays, Proceedings of the European Design Automation Conference, pp. 80-85, 1995.
Alexander et al., Placement and Routing for Performance-Oriented FPGA Layout, VLSI Design, vol. 7, No. 1, 1998.
B
Cadence Design System, Inc.
Rossoshek Helen
Stattler Johansen & Adeli LLP
Thompson A. M.
LandOfFree
Method and system for performing placement on non Manhattan... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing placement on non Manhattan..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing placement on non Manhattan... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3639108