Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-23
2010-02-09
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07661085
ABSTRACT:
A method for performing global routing on an integrated circuit design is disclosed. The integrated circuit design is initially divided into multiple G-cells. The G-cells are interconnected by a set of nets. The set of nets is then decomposed into corresponding wires. The wires are prerouted to interconnect the G-cells. BoxRouting is performed on the wires until all the wires are routed. Finally, postrouting is performed on the wires.
REFERENCES:
patent: 4831725 (1989-05-01), Dunham et al.
patent: 5587923 (1996-12-01), Wang
patent: 5784289 (1998-07-01), Wang
patent: 5847965 (1998-12-01), Cheng
patent: 6260183 (2001-07-01), Raspopovic et al.
Albrecht, “Global Routing by New Approximation Algorithms for Multicommodity Flow,” IEEE Trans. on CAD of ICs and Systems, vol. 20, No. 5, May 2001, pp. 622-632.
Burstein et al., “Hierarchical Wire Routing,” IEEE Trans. on CAD, vol. CAD-2, No. 4, Oct. 1983, pp. 223-234.
Chu, “FLUTE: Fast Lookup Table Based Wirelength Estimation Technique,” 2004 IEEE, pp. 696-701.
Hadsell et al., “Improved Global Routing through Congestion Estimation,” 2003 DAC, pp. 28-31.
Hu et al., “A Timing-constrained Algorithm for Simultaneous Global Routing of Multiple Nets,” 2000 IEEE/ACM ICCAD, pp. 99-103.
Hu et al., “A Survey on Multi-net Global Routing for Integrated Circuits,” Integration, VLSI Journal, vol. 31, No. 1, 68 pages, 2001.
Kahng et al., “Accurate Pseudo-Constructive Wirelength and Congestion Estimation,” SLIP 2003, 8 pages.
Lou et al., “Estimation Routing Congestion Using Probabilistic Analysis,” IEEE Trans. On CAD of ICs and Systems, vol. 21, No. 1, Jan. 2002, pp. 32-41.
Wang et al., “Modeling and Minimization of Routing Congestion,” 2000 IEEE, pp. 185-190.
Wang et al., “On the Behavior of Congestion Minimization During Placement,” ACM 1999 Int'l Symposium on Physical Design, pp. 145-150.
Westra et al., “Global Routing: Metrics, Banchmarks, and Tools,” IEEE DATC Electronic Design Process, Apr. 2005, 6 pages.
Cho Minsik
Pan Zhigang
Board of Regents , The University of Texas System
Dillon & Yudell LLP
Garbowski Leigh Marie
Ng Antony P.
LandOfFree
Method and system for performing global routing on an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing global routing on an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing global routing on an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4189537