Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-11-27
2007-11-27
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
11385928
ABSTRACT:
A method, a computer program product and a system for performing functional verification logic circuits. The invention enables the functional formal verification of a hardware logic design by replacing the parts that cannot be formally verified easily. In one form the invention is applied to a logic design including a multiplier circuit. The multiplier is replaced (51) by pseudo inputs. The input signal values of the multiplier circuit are determined (54) automatically from a counterexample (53) delivered (52) by a functional formal verification system for a modified design where the multiplier is replaced by pseudo signals. The input signal values are combined (55) with other known inputs to form a test case (56) file that can be used by a logic simulator to analyse the counterexample (52) on the unmodified hardware design including the multiplier.
REFERENCES:
patent: 6606721 (2003-08-01), Gowin et al.
patent: 6611947 (2003-08-01), Higgins et al.
patent: 7073143 (2006-07-01), Huang
patent: 2002/0046391 (2002-04-01), Ito et al.
patent: 2002/0138812 (2002-09-01), Johannsen
patent: 2003/0208730 (2003-11-01), Singhal et al.
patent: 2004/0123254 (2004-06-01), Geist et al.
patent: 2005/0251768 (2005-11-01), Iima
patent: 2006/0129952 (2006-06-01), Baumgartner et al.
J. M. Ludden et al., “Functional Verification of the POWER4 Microprocessor and POWER4 Multiprocessor Systems”, IBM Journal of Research and Development, vol. 46, No. 1, Jan. 2002, pp. 53-76.
Kupriyanov et al., “High-Speed Event-Driven RTL Compiled Simulation”, Proc. Of the 4thInt. Workshop on Computer Systems:Architectures, Modelling, and Simulation 2004, pp. 519-529.
Zohar Manna et al, “The Temporal Logic of Reactive and Concurrent Systems”, 1992 Springer-Verlag New York, Inc., pp. 179-213.
IEEE Std 754-1985, “IEEE Standard for Binary Floating-Point Arithmetic”, Institute of Electrical and Electronics Engineers, Inc. NY, pp. 114.
C. Jacobi et al, Automatic Format Verification of Fused-Multiply-Add FPUs, Proc. Of the 2005 Design, Automation and Test in Europe Conf and Exhibition, (DATE'05), pp. 1-6.
R. Kaivola et al, “Formal Verification of the Pentium 4 Floating-Point Multiplier”, Proc. Of the 2002 Design, Automation and Test in Europe Conf and Exhibition (DATE'02), pp. 1-8.
J.M. Pollard, “A Monte Carlo Method for Factorization”, BIT 15 (1975), pp. 331-334.
Gulden Nico
Jacobi Christian
Keuerleber Klaus
Paruthi Viresh
Weber Kai
Chiang Jack
Nguyen Nha
Nichols Michael R.
Salys Casimer K.
LandOfFree
Method and system for performing functional verification of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing functional verification of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing functional verification of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3820285