Method and system for performing a memory-mode write to cache

Details Method and system for performing a memory-mode write to cache Method and system for performing a memory-mode write to cache

2007-01-23

2007-01-23

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S133000, C711S134000, C711S138000, C711S144000, C711S154000, C711S156000, C711S159000, C711S160000, C710S014000

Reexamination Certificate

active

10667235

ABSTRACT:
A method of writing to cache including initiating a write operation to a cache. In a first operational mode, the presence or absence of a write miss is detected and if a write miss is absent, writing data to the cache and if a write miss is present, retrieving the data from a further memory and writing the data to the cache based on least recently used logic. In a second operational mode, the cache is placed in a memory mode and the data is written to the cache based on an address regardless of whether a write miss is present or absent.

REFERENCES:
patent: 4604727 (1986-08-01), Shah et al.
patent: 5586293 (1996-12-01), Baron et al.
patent: 5708803 (1998-01-01), Ishimi et al.
patent: 6154814 (2000-11-01), Uesugi
patent: 6321318 (2001-11-01), Baltz et al.
patent: 6347063 (2002-02-01), Dosaka et al.
patent: 6789167 (2004-09-01), Naffziger
patent: 2000347932 (2000-12-01), None

Affiliated with

Also associated with

Rating

Method and system for performing a memory-mode write to cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for performing a memory-mode write to cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing a memory-mode write to cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3724547