Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-10-02
2007-10-02
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C071S035000, C071S039000
Reexamination Certificate
active
10616635
ABSTRACT:
An embodiment of the invention is a method for capturing hardware trace data. A wrap-back address space is defined and during compression mode, trace data is circularly stored in the wrap-back address space. Upon exiting compression mode, a write address is established for further trace data such that trace data prior to existing compression mode is maintained.
REFERENCES:
patent: 6243836 (2001-06-01), Whalen
patent: 6543002 (2003-04-01), Kahle et al.
patent: 6839869 (2005-01-01), Doi et al.
patent: 6985848 (2006-01-01), Swoboda et al.
patent: 7039834 (2006-05-01), Orfali
patent: 2002/0178403 (2002-11-01), Floyd et al.
patent: 2003/0192034 (2003-10-01), Hayase
Billeci Michael
Slegel Timothy J.
Augspurger Lynn
Cantor & Colburn LLP
Manoskey Joseph D
LandOfFree
Method and system for performing a hardware trace does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing a hardware trace, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing a hardware trace will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3883707