Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2000-05-12
2004-03-16
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Computer power control
C710S107000, C710S305000
Reexamination Certificate
active
06708277
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to the field of computer communications and, more particularly, to a method and system for parallel bus stepping using dynamic signal grouping.
BACKGROUND OF THE INVENTION
In modern-day portable computer systems, emphasis is placed on reducing the power required to perform various computer processes. By reducing power consumption, portable computer users can operate under battery power for extended periods of time. Additionally, batteries can be made smaller and more lightweight while still providing the same number of operating hours. This enables portable computer systems to be even more attractive to users to due to their increased portability.
In order to reduce the power required to perform communications functions, portable computer units can make use of various standards, such as the Peripheral Component Interconnect bus in order to be interfaced with ancillary equipment such as disk drives and printer equipment. Generally, these bus structures provide operating protocols in which speed and power can be traded in order to optimize performance under various circumstances. Thus, speed can be sacrificed in order to reduce power consumption while power consumption can be increased in order to provide a higher speed interface with ancillary components.
Therefore, it is highly desirable to make use of a parallel bus structure which allows a high-speed interface with peripheral components while maintaining a low level of power consumption.
REFERENCES:
patent: 4667337 (1987-05-01), Fletcher
patent: 5349666 (1994-09-01), Adachi et al.
patent: 5630145 (1997-05-01), Chen
patent: 6243779 (2001-06-01), Devanney et al.
patent: 6259383 (2001-07-01), Miki
patent: 6389522 (2002-05-01), Usami
patent: 6487250 (2002-11-01), Kato et al.
patent: 6513137 (2003-01-01), Cortner et al.
patent: 363071788 (1988-04-01), None
patent: 11053169 (1999-02-01), None
IBM Technical Disclosure Bulletin—“Design of a Totally Interlocked Data Path for Noise Reduction”—Oct. 1, 1993—vol. 36—Issue 10—pp. 17-18.
Altschuler Barry Niles
Morris Bob Prescott
Du Thuan
Lee Thomas
Motorola Inc.
LandOfFree
Method and system for parallel bus stepping using dynamic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for parallel bus stepping using dynamic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for parallel bus stepping using dynamic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3206600