Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2005-03-08
2005-03-08
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S150000, C711S151000, C711S153000, C711S158000, C711S163000
Reexamination Certificate
active
06865651
ABSTRACT:
A distributed computer system is disclosed that allows shared memory resources to be synchronized so that accurate and uncorrupted memory contents are shared by the computer systems within the distribute computer system. The distributed computer system includes a plurality of devices, at least one memory resource shared by the plurality of devices, and a memory controller, coupled to the plurality of devices and to the shared memory resources. The memory controller synchronizes the access of shared data stored within the memory resources by the plurality devices and overrides synchronization among the plurality of devices upon notice that a prior synchronization event has occurred or the memory resource is not to be shared by other devices.
REFERENCES:
patent: 5055999 (1991-10-01), Frank et al.
patent: 5056000 (1991-10-01), Chang
patent: 5553267 (1996-09-01), Herlihy
patent: 5579504 (1996-11-01), Callander et al.
patent: 5640528 (1997-06-01), Harney et al.
patent: 5669002 (1997-09-01), Buch
patent: 5761729 (1998-06-01), Scales
patent: 5761731 (1998-06-01), Van Doren et al.
patent: 5802604 (1998-09-01), Stewart et al.
patent: 5907862 (1999-05-01), Smalley
patent: 5960458 (1999-09-01), Kametani
patent: 6081279 (2000-06-01), Reddy
patent: 6233668 (2001-05-01), Harvey et al.
patent: RE37305 (2001-07-01), Chang et al.
Sites et al., “Aspha AXP Architecture Reference Manual,” 1995, pp. 5-9 to 5-21, Second Edition, Digital Press.
Adve et al., “Shared Memory Consistency Models: A Tutorial,” WRL Research Report 95/7, Sep., 1995, Western Union Library, Palo Alto, California.
Andrew S. Tanenbaum, “Distributed Operating Sytem,” Prentic-hall, inc., pp. 325-327.
Hewlett--Packard Development Company, L.P.
Namazi Mehdi
Padmanabhan Mano
LandOfFree
Method and system for optimizing translation buffer recovery... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for optimizing translation buffer recovery..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for optimizing translation buffer recovery... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3400664