Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-03-08
2011-03-08
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C708S300000, C708S314000, C708S819000, C708S820000, C708S821000, C375S225000, C375S226000, C375S227000, C375S228000, C375S240000
Reexamination Certificate
active
07904841
ABSTRACT:
A method and system is described for optimizing a digital filter defined by coefficients that are multiplied by input data and accumulated to generate output data. A factorization set of candidate factors is compiled based on the coefficients. For each of the candidate factors, an optimized solution is generated. To generate the optimized solution, the candidate factor is applied to the coefficients and a working set of terms is compiled. Terms in the working set are converted to power-of-two representations and grouped with other terms that have a common partial sum, or multiple of the partial sum, within their respective power-of-two representations. A reduction set is compiled from the grouped terms and an order of application is selected based on optimization objectives. The reduction set is then applied to the working set of terms to generate the optimized solution, which is ranked and stored based on the optimization objectives.
REFERENCES:
patent: 6662200 (2003-12-01), Acharya
patent: 6725247 (2004-04-01), Acharya
patent: 6757326 (2004-06-01), Prieto et al.
patent: 6766286 (2004-07-01), Acharya
patent: 7257609 (2007-08-01), Kosunen et al.
patent: 7313186 (2007-12-01), Prieto et al.
patent: 2002/0161807 (2002-10-01), Acharya
patent: 2002/0174154 (2002-11-01), Acharya
patent: 2002/0184276 (2002-12-01), Acharya
patent: 2004/0158494 (2004-08-01), Acharya
patent: 2006/0218213 (2006-09-01), Shehata et al.
Neau et al., Low complexity FIR filter using Factorization of Perturbed Coefficient, 2001, IEEE, pp. 268-272.
Yurdaduk, Multiplierless Implemenation of 2-D FIR filter, Integration, the VLSI Journal 38, 2005, p. 597-613.
Dixon, III Walter Vincent
Gilder Mark Richard
Doan Nghia M
Lockheed Martin Corporation
McDermott Will & Emery LLP
LandOfFree
Method and system for optimizing digital filters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for optimizing digital filters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for optimizing digital filters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2742607