Method and system for multi-thread switching only when a cache m

Details Method and system for multi-thread switching only when a cache m Method and system for multi-thread switching only when a cache m

1997-08-04

2000-04-11

Lee, Thomas C.

Electrical computers and digital processing systems: processing

Processing control

Context preserving (e.g., context swapping, checkpointing,...

711122, 709678, G06F 938

Patent

active

060498676

ABSTRACT:
A method and system for enhanced performance multithread operation in a data processing system which includes a processor, a main memory store and at least two levels of cache memory. At least one instruction within an initial thread is executed. Thereafter, the state of the processor at a selected point within the first thread is stored, execution of the first thread is terminated and a second thread is selected for execution only in response to a level two or higher cache miss, thereby minimizing processor delays due to memory latency. The validity state of each thread is preferably maintained in order to minimize the likelihood of returning to a prior thread for execution before the cache miss has been corrected. A least recently executed thread is preferably selected for execution in the event of a nonvalidity indication in association with all remaining threads, in anticipation of a change to the valid status of that thread prior to all other threads. A thread switch bit may also be utilized to selectively inhibit thread switching where execution of a particular thread is deemed necessary.

REFERENCES:
patent: 3913070 (1975-10-01), Malcolm et al.
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4434461 (1984-02-01), Puhl
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5012409 (1991-04-01), Fletcher et al.
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5142677 (1992-08-01), Ehlig et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5210871 (1993-05-01), Lala et al.
patent: 5220653 (1993-06-01), Miro
patent: 5247675 (1993-09-01), Farrell et al.
patent: 5247677 (1993-09-01), Welland et al.
patent: 5261099 (1993-11-01), Bigo et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5361334 (1994-11-01), Crawley
patent: 5361337 (1994-11-01), Okin
patent: 5426744 (1995-06-01), Sawase et al.
patent: 5430851 (1995-07-01), Hirata et al.
patent: 5457793 (1995-10-01), Elko et al.
patent: 5526521 (1996-06-01), Fitch et al.
patent: 5694603 (1997-12-01), Reiffen
patent: 5694604 (1997-12-01), Reiffen
An ACM 0884-7495/89/0000/0273--1989--Wolf-Dietrich Weber and Annop Gupta, "Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results".
IEEE Transactions on Computers, vol. C-36, NO. 12, Dec. 1987, "Incorporating Data Flows Ideas into von Neumann Processors for Parrallel Execution," Richard Buehrer and Kattamuri Ekanadham.
Dongarra, Jack J., "A Survey of High Performance Computers", U.S. Government Work, pp. 8-11 (Jan. 10, 1998).
Iannucci, Robert A., "Two Fundamental Issues in Multiprocessing", Laboratory for Computer Science, Massachusetts Institute of Technology, Proceeding of the DFVLR Conference, pp. 61-88 (Jun. 25-29, 1987).
Kuck, David J., "The Burroughs Scientific Processor (BSP)", IEEE Transactions on Computers, vol. C-31, No. 5, pp. 363-376 (May 1982).
Thekkath, Radhika et al., "The Effectiveness of Multiple Hardware Contexts", Department of Computer Science and Engineering, FR-35, University of Washington, pp. 328-337 (1994).
Tomasulo, R. M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal, pp. 25-33 (Jan. 1967).
Weber, Wolf-Dietrich et al., "Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results", the 16th Annual International Symposium on Computer Architecture, IEEE Computer Society Press, pp. 272-280 (1989).
Willis, Dr. John et al., "What is Data-Driven, Multithread Architecture", IBM Technical Report TRO7.2232, pp. 1-21 (Aug. 24, 1995).
Richard Buehrer and Kattamuri Ekanadham, "Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution," IEEE Transactions on Computers, vol. C-36, No. 12, (Dec. 1987).
Microprocessor Report vol. 11, No. 9, Jul. 14, 1997, P. Song, "Multithread comes of age", pp. 13-18, and also IAC Accession No. 19613947.

Affiliated with

Also associated with

Rating

Method and system for multi-thread switching only when a cache m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for multi-thread switching only when a cache m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for multi-thread switching only when a cache m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1184835