Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
1999-03-19
2001-08-21
Grimley, Arthur T. (Department: 2852)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C702S186000, C702S182000, C711S117000, C711S118000, C711S122000, C712S043000, C712S201000
Reexamination Certificate
active
06278959
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates in general to an improved data processing system and method and in particular to an improved data processing system and method for monitoring the performance of a data processing system. Still more particularly, the present invention relates to an improved method and system for measuring the latency of data requests within a data processing system.
2. Description of the Related Art
It is well-known in the computer arts that greater computer system performance can be achieved by harnessing the processing power of multiple individual processors in tandem. Multi-processor (MP) computer systems can be designed with a number of different topologies, of which various ones may be better suited for particular applications depending upon the performance requirements and software environment of each application. One of the most common MP computer topologies is a symmetric multi-processor (SMP) configuration in which multiple processors share common resources, such as a system memory and input/output (I/O) subsystem, which are typically coupled to a shared system interconnect. Such computer systems are said to be symmetric because all processors in a SMP computer system ideally have the same access latency with respect to data stored in the shared system memory.
Although SMP computer systems permit the use of relatively simple inter-processor communication and data sharing methodologies, SMP computer systems have limited scalability. As a result, an MP computer system topology known as non-uniform memory access (NUMA) has emerged as an alternative design that addresses many of the limitations of SMP computer systems at the expense of some additional complexity. A typical NUMA computer system includes a number of interconnected nodes that each include one or more processors and a local “system” memory.
Such computer systems are said to have a non-uniform memory access because each processor has lower access latency with respect to data stored in the system memory at its local node than with respect to data stored in the system memory at a remote node. NUMA systems can be further classified as either non-coherent or cache coherent, depending upon whether or not data coherency is maintained between caches in different nodes.
The complexity of cache coherent NUMA (CC-NUMA) system is attributable in large measure to the additional communication required for hardware to maintain data coherency not only between the various levels of cache memory and system memory within each node but also between cache and system memories in different nodes. NUMA computer systems do; however, address the scalability limitation of conventional SMP computer systems, since each node within a NUMA computer system can be implemented as a smaller SMP system. Thus, the shared components within each node can be optimized for use by only a few processors, while the overall system benefits from the availability of larger scale parallelism while maintaining relatively low latency.
Measuring the latency associated with data requests within data processing systems, such as an MP computer system, is important to monitor the performance of a data processing system. However, gathering performance data for MP computer systems, such as NUMA computer systems, is typically limited because a data request may be satisfied by one of several levels of cache or else by memory. In addition, frequently, data requests pass through multiple chips within a NUMA computer system before data is returned. Moreover, logical partitioning of processors and data storage areas of data processing systems complicates measuring performance. Even within a single processor system, a processor can access data from multiple levels of cache and memory where measuring the latency of each data request to each level is difficult Moreover, it is typically not stipulated that two data requests to the same level of cache will encounter the same set of conditions for each request, where conditions along a data path to capture requested data typically affect the latency of the data path.
There is a need for a system wide performance method which will provide an overview of the data processing system performance for single and multiprocessor data processing systems which access data from a memory hierarchy. Further, there is a need to measure the performance of particular data request events within a data processing system.
SUMMARY OF THE INVENTION
It is therefore one object of the present invention to provide an improved data processing system and method.
It is another object of the present invention to provide an improved data processing system and method for monitoring the performance of a data processing system.
It is yet another object of the present invention to provide an improved method and system for measuring the latency of data requests within a data processing system.
The foregoing objects are achieved as is now described. A data processing system and method of monitoring the performance of a data processing system in processing data requests, where said data processing system processes data requests within a multilevel memory hierarchy are provided. At least one token is passed with a data request along a particular path within the multilevel memory hierarchy. The time duration for the token to completely pass along the particular path is stored if expected conditions are encountered along the particular path within the multilevel memory hierarchy, such that the performance of said data processing system requesting data along that particular path under the expected conditions is determined and may be utilized for subsequent performance monitoring.
REFERENCES:
patent: 4814978 (1989-03-01), Dennis
patent: 5483468 (1996-01-01), Chen et al.
patent: 5724599 (1998-03-01), Balmer et al.
patent: 5956744 (1999-09-01), Robertson et al.
patent: 5960461 (1999-09-01), Frank et al.
Bracewell & Patterson L.L.P.
Charioui Mohamed
Grimley Arthur T.
International Business Machines - Corporation
LandOfFree
Method and system for monitoring the performance of a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for monitoring the performance of a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for monitoring the performance of a data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2444938