Boots – shoes – and leggings
Patent
1996-05-03
1999-07-06
Teska, Kevin J.
Boots, shoes, and leggings
364580, 364490, 371 24, 371 71, 39518309, G06F 9455
Patent
active
059204893
ABSTRACT:
A method and system for modeling the behavior of a circuit are disclosed. A list specifying a plurality of transistors within the circuit and interconnections between the plurality of transistors is provided. Each fan node within the circuit is identified, where a fan node is defined as a point of interconnection between two or more of the plurality of transistors from which multiple nonredundant current paths to power, ground, or an input of the circuit exist. A fan node equation set is constructed that expresses a logical state of each fan node of the circuit in response to various transistor gate signal states. In addition, an output node equation is constructed that expresses a logical state of an output node of the circuit in terms of selected fan node logical states and specified transistor gate signal states. In response to receipt of a set of states of inputs to the circuit, a logical state of the output node is determined utilizing the fan node equation set and the output equation in order to model behavior of the circuit.
REFERENCES:
patent: 5084824 (1992-01-01), Lam et al.
patent: 5210699 (1993-05-01), Harrington
patent: 5625803 (1997-04-01), McNelly et al.
patent: 5675502 (1997-10-01), Cox
patent: 5701254 (1997-12-01), Tani
patent: 5701443 (1997-12-01), Oguma et al.
Blanco et al., "Dynamic Random Access Memory . . . ," IBM Technical Disclosure Bulletin, vol. 36, No. 07, Jul. 1993, pp. 7-12.
Dibrino et al., "Automatic Fault Model Generation," IBM Technical Disclosure Bulletin, vol. 36, No. 11, Nov. 1993, pp. 197-198.
Dibrino et al., "Hierarchical Fault Model Generation . . . ," IBM Technical Disclosure Bulletin, vol. 37, No. 02B, Feb. 1994, pp. 615-620.
"Test Pattern Generation for Circuits with Orthogonal Inputs," IBM Technical Disclosure Bulletin, vol. 37, No. 03, Mar. 1994.
Wu et al., "Automatic Fault Model/Logic Model Generation . . . ," 1993 IEEE, pp. 148-151.
Wu et al., "AutoMod-An Automatic Fault Model/BTR Generation and Verification for Ultra Larger Scale VLSI Circuits."
DiBrino et al., "An Illumination-Based Model of Stochastic Textures," SPIE vol. 1005, Optics, Illumination, and Image Sensing for Machine Vision III (1988), pp. 124-130.
Dibrino et al., "Fan-Node Oriented Fault Modeling Technique," IBM Technical Disclosure Bulletin, vol. 37, No. 02B, Feb. 1994, pp. 339-342.
DiBrino Michael T.
Wu David M.
Dillon Andrew J.
England Anthony V. S.
Frejd Russell W.
International Business Machines - Corporation
Russell Brian F.
LandOfFree
Method and system for modeling the behavior of a circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for modeling the behavior of a circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for modeling the behavior of a circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-904256