Method and system for memory address translation and pinning

Details Method and system for memory address translation and pinning Method and system for memory address translation and pinning

2006-06-27

2009-12-22

Kindred, Alford W (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S026000, C710S022000, C710S033000, C711S114000, C711S147000, C711S150000, C711S209000, C711S144000

Reexamination Certificate

active

07636800

ABSTRACT:
A method and system for memory address translation and pinning are provided. The method includes attaching a memory address space identifier to a direct memory access (DMA) request, the DMA request is sent by a consumer and using a virtual address in a given address space. The method further includes looking up for the memory address space identifier to find a translation of the virtual address in the given address space used in the DMA request to a physical page frame. Provided that the physical page frame is found, pinning the physical page frame al song as the DMA request is in progress to prevent an unmapping operation of said virtual address in said given address space, and completing the DMA request, wherein the steps of attaching, looking up and pinning are centrally controlled by a host gateway.

REFERENCES:
patent: 4638426 (1987-01-01), Chang et al.
patent: 5659798 (1997-08-01), Blumrich et al.
patent: 5666514 (1997-09-01), Cheriton
patent: 5765022 (1998-06-01), Kaiser et al.
patent: 5983332 (1999-11-01), Watkins
patent: 6356996 (2002-03-01), Adams
patent: 6859867 (2005-02-01), Berry
patent: 6934765 (2005-08-01), Held et al.
patent: 7254696 (2007-08-01), Mittal et al.
patent: 7278008 (2007-10-01), Case et al.
patent: 2005/0027900 (2005-02-01), Pettey
patent: WO 9529446 (1995-11-01), None
IBM Technical Disclosure Bulletin, Jul. 1980, vol. 23, Issue No. 2, pp. 704-705.
IBM Technical Disclosure Bulletin, Jun. 1976, vol. 19, Issue No. 1, pp. 83-84.
IBM Technical Disclosure NB82081583, “Page Pinning by Software for I/O Requests,” Aug. 1982, vol. 25, Issue No. 3B, pp. 1583-1585.
H. Hartig et al. “An I/O Architecture for Microkernel-Based Operating Systems”. Technical Report TUD-FI03-08-Juli-2003, TU Dresden, Jul. 2003, Dresden, Germany.
AMD's IOMMU http://www.amd.com/us-en/assets/content—type/white—papers—and—tech—docs/34434.pdf.
Quadrics VM patch http://www.ussg.iu.edu/hypermail/linux/kernel/0504.3/0640.html.
PCI SIG http://www.pcisig.com/home.
U.S. Appl. No. 11/333,066, Ben-Yehuda et al.
U.S. Appl. No. 11/333,716, Engbersen et al.
AD-AG accessed by the examiner on Feb. 17, 2008.

Affiliated with

Also associated with

Rating

Method and system for memory address translation and pinning does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for memory address translation and pinning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for memory address translation and pinning will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4145087