Method and system for mapping source elements to destination...

Details Method and system for mapping source elements to destination... Method and system for mapping source elements to destination...

2005-09-30

2008-12-09

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07464348

ABSTRACT:
Aspects for optimized mapping of source elements to destination elements as interconnect routing assignments are described. The aspects include utilizing chosen rules to establish a priority for mapping, and generating mapping assignments based on the priority. The mapping assignments are recursively refined to converge on an optimized solution.

REFERENCES:
patent: 5237514 (1993-08-01), Curtin
patent: 5559997 (1996-09-01), Tsuchida et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6256769 (2001-07-01), Tamarkin et al.
patent: 6691296 (2004-02-01), Nakayama et al.
patent: 6880145 (2005-04-01), Wright et al.
patent: 2003/0237066 (2003-12-01), Ito

Affiliated with

Also associated with

Rating

Method and system for mapping source elements to destination... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for mapping source elements to destination..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for mapping source elements to destination... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4020710