Method and system for low noise integrated circuit design

Details Method and system for low noise integrated circuit design Method and system for low noise integrated circuit design

2005-09-27

2005-09-27

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06950997

ABSTRACT:
A method for designing an integrated circuit by a user, including: evaluating noise parameters for design elements of an integrated circuit design; determining if the noise parameters meet noise constraints of the integrated circuit design; and if the noise parameters do not meet the noise constraints, selecting alternative design elements having noise parameters that do meet the noise constraints.

REFERENCES:
patent: 6117182 (2000-09-01), Alpert et al.
patent: 6212490 (2001-04-01), Li et al.
patent: 6721924 (2004-04-01), Patra et al.
patent: 6834380 (2004-12-01), Khazei
patent: 2002/0022951 (2002-02-01), Heijningen et al.
patent: 2002/0095648 (2002-07-01), Saito
patent: 2002/0147553 (2002-10-01), Shimazaki et al.
patent: 2002/0147555 (2002-10-01), Nagata et al.
patent: 2003/0208725 (2003-11-01), Shibata et al.
patent: 2004/0060016 (2004-03-01), Patra et al.
patent: 2004/0143804 (2004-07-01), Ueno et al.

Affiliated with

Also associated with

Rating

Method and system for low noise integrated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for low noise integrated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for low noise integrated circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3388332