Method and system for logic-level circuit modeling

Details Method and system for logic-level circuit modeling Method and system for logic-level circuit modeling

2007-03-06

2007-03-06

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10411634

ABSTRACT:
A method for generating a model for a circuit having logic components is provided. The method includes identifying interface path logic components of the logic components so as to define shell logic, and identifying at least one of the logic components on which a constraint has been annotated so as to define constrained logic components. A subset of the logic components to preserve is then determined, the subset including the shell logic and the constrained logic components so as to define preserved logic. The model is then formed from the preserved logic. A highly accurate model can thus be created, while reducing computational and memory requirements. On-the-fly regeneration of the model is also possible, as is dominant path logic preservation.

REFERENCES:
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5394347 (1995-02-01), Kita et al.
patent: 5404311 (1995-04-01), Isoda
patent: 5644498 (1997-07-01), Joly et al.
patent: 5778216 (1998-07-01), Venkatesh
patent: 6014510 (2000-01-01), Burks et al.
patent: 6145117 (2000-11-01), Eng
patent: 6263483 (2001-07-01), Dupenloup
patent: 6308301 (2001-10-01), McBride et al.
patent: 6415426 (2002-07-01), Chang et al.
patent: 6427226 (2002-07-01), Mallick et al.
patent: 6499129 (2002-12-01), Srinivasan et al.
patent: 6591402 (2003-07-01), Chandra et al.
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 6658635 (2003-12-01), Tanimoto
patent: 2004/0078767 (2004-04-01), Burks et al.
Dunlop, et al., “Managing Complxity in IC Design—Past, Present and Future”, Bell Labs Technical Journal. Autumn 1997. pp. 103-125.
“Hierarenical Static Timing Analysis Using Interface Logic Models”. Synopsys, Jan. 2001. pp. 1-9.

Affiliated with

Also associated with

Rating

Method and system for logic-level circuit modeling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for logic-level circuit modeling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for logic-level circuit modeling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3765050