Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
1998-12-21
2002-12-10
Wong, Peter (Department: 2181)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S263000, C710S264000, C710S048000, C710S260000
Reexamination Certificate
active
06493779
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to information processing systems and more particularly to an improved information transfer methodology in a computer-related environment. Still more particularly, the present invention relates to a method and system for input/output device read transfers that utilize a request phase and a response phase in association with the systems interrupt controller.
2. Description of the Related Art
As computer systems and networked computer systems proliferate, and become integrated into more and more information processing systems which are vital to businesses and industries, there is an increasing need for faster information processing and increased data handling capacity. Even with the relatively rapid state-of-the-art advances in processor technology, and the resulting increased processor speeds, a need still exists for faster processors and increased system speeds and more efficient information processing methodologies. This need is at least partially due to a growing number of computer applications and capabilities, including extensive network and rich graphics and display applications among others. As new applications for computers are implemented, new programs are developed and those programs are enriched with new capabilities almost on a daily basis. While such rapid development is highly desirable, there is a capability cost in terms of system speed.
One of the problems that have been difficult to solve with the rapid growth of computer data or information-processing systems is the complexity of interrupts from I/O devices. There are a number of problems that need to be solved simultaneously relative to interrupts, more specifically, scalability, data coherency, latency and how to connect far removed remote input/output devices. In terms of scalability, the problem is in how to scale from a small number of devices to a large number without incurring larger than necessary costs at the low end or limiting the number of interrupting devices at the high end. The problem encountered in data coherency is how to assure that the interrupt is not serviced by the system before the data is at its destination. In today's computer systems, the I/O device transfers the data through host bridges and the like and signals that the operation is complete through a separate path. If this separate path is faster the path that the data takes, then the interrupt could be serviced before the data is at the destination, and wrong data could be accessed.
The problem inherent in latency is how to reduce the service time and overhead of a device interrupt. If the latency to access the I/O device to gather status or reset interrupts is large, then the interrupt service time is extended, affecting the amount of useful work that the system can perform. Lastly, with respect to remote input/output (I/O) devices, a problem exists is how to interconnect the interrupts from I/O devices that may be located across cables or fiber optic links (a very real possibility because all the I/O in large systems may not fit inside a relatively small box). Running separate wires from each I/O device to some centrally located interrupt controller may not be feasible.
In the past, there have been a number of attempts to solve some of these problems individually. Therefore, there is a need for an improved information processing methodology and system in which information is more efficiently transferred between master and target devices during information processing transactions and which offers a global solution to all the problems stated above. This invention solves these problems in a novel and unique manner that has not been part of the art previously.
SUMMARY OF THE INVENTION
It is therefore one object of the present invention to provide a method and system for scaling from a small number of devices to a large number without incurring larger than necessary costs at the low end or limiting the number of interrupting devices at the high end.
It is another object of the present invention to provide a method and system in which information is more efficiently transferred by increasing data coherency and reducing latency between master and target devices during information processing transactions.
It is still yet another object of the present invention to provide a method and system in which interrupts can be may be transferred from a remotely attached I/O device.
The foregoing objects are achieved as is now described. A method and apparatus is provided in which Pipelined Packet Transfers (PPT) are implemented. The PPT methodology includes a request phase and a response phase. The PPT request phase involves a PPT request master delivering to a PPT request target a source address, a destination address and an information packet for the interrupt being requested. The PPT response phase involves the PPT request target becoming a PPT response master with the PPT response master delivering to a PPT request master a destination address and a data packet which includes the interrupt processing information. Pipelined Packet transfers (PPT) are ordered in with a predetermined processing priority to improve performance and avoid deadlock.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 4979100 (1990-12-01), Makris
patent: 5146597 (1992-09-01), Williams
patent: 5282272 (1994-01-01), Guy
patent: 5428794 (1995-06-01), Williams
patent: 5481724 (1996-01-01), Heimsoth
patent: 5689713 (1997-11-01), Normoyle
patent: 6052368 (2000-04-01), G unes Aybay
patent: 6192439 (2001-02-01), Grunewald et al.
patent: 6240474 (2001-05-01), Guthrie et al.
patent: 6263397 (2001-07-01), Wu et al.
patent: 6418497 (2002-07-01), Guthrie et al.
Guthrie Guy Lynn
Kelley Richard Allen
Neal Danny Marvin
Thurber Steven Mark
Bracewell & Patterson L.L.P.
International Business Machines - Corporation
Leeuwen Leslie A. Van
Ortiz Benjamin
Wong Peter
LandOfFree
Method and system for interrupt handling using device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for interrupt handling using device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for interrupt handling using device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2976641