Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-08-18
2004-04-13
Myers, Paul R. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S309000, C710S311000, C711S150000, C711S168000
Reexamination Certificate
active
06721840
ABSTRACT:
The present invention relates to the field of integrated circuits. More particularly, the present invention relates to techniques for interfacing integrated circuits to external memory.
BACKGROUND OF THE INVENTION
Processing systems generally include a central processing unit (CPU), logic, internal memory, and a system bus coupling the CPU, logic and internal memory. It is often necessary in processing systems to interface the system bus with external memory. The external memory may include static memory, such as flash memory, or dynamic memory such as synchronized dynamic random access memory (SDRAM).
One approach to interfacing a processor system to an external memory includes using a memory interface. In a programmable or configurable system on a chip, a memory interface having programmable input/output pins (PIO) may be used. The PIO pins of the memory interface are programmed to be used as address or data lines for the external memory. The unused address and data lines are used as user-defined PIO pins. PIO pins are expensive, however, so that it is necessary to preserve as many pins as possible for the user. If more than one external memory needs to be interfaced with a memory interface of a processor system, fewer pins are available for use by the user.
SUMMARY OF THE INVENTION
A integrated circuit is described. In one embodiment, the integrated circuit includes a processor, a bus coupled to the processor, a memory interface and an interface bus. The memory interface provides an interface between the bus and at least two memory devices including a first memory device and a second memory device. The interface bus is coupled to the first memory device, the second memory device and the memory interface. Control signals, address signals and data signals are transmitted over the interface bus.
Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.
REFERENCES:
patent: 4314353 (1982-02-01), Gunter et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5093915 (1992-03-01), Platteter et al.
patent: 5140193 (1992-08-01), Freeman et al.
patent: 5206940 (1993-04-01), Murakami et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5347641 (1994-09-01), Cedar et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5402014 (1995-03-01), Ziklik et al.
patent: 5423009 (1995-06-01), Zhu
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5432950 (1995-07-01), Sibigtroth
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5504439 (1996-04-01), Tavana
patent: 5504875 (1996-04-01), Mills et al.
patent: 5515507 (1996-05-01), Byers et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5603041 (1997-02-01), Carpenter et al.
patent: 5634105 (1997-05-01), Mizuno
patent: 5635851 (1997-06-01), Tavana
patent: 5651138 (1997-07-01), Le et al.
patent: 5681107 (1997-10-01), Wang
patent: 5710891 (1998-01-01), Normoyle et al.
patent: 5729764 (1998-03-01), Sato
patent: 5774684 (1998-06-01), Haines et al.
patent: 5784637 (1998-07-01), Sawase et al.
patent: 5784700 (1998-07-01), Chen et al.
patent: 5784912 (1998-07-01), Focken et al.
patent: 5818255 (1998-10-01), New et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5833525 (1998-11-01), Hanlon et al.
patent: 5834947 (1998-11-01), Cedar et al.
patent: 5844424 (1998-12-01), Krishnamurthy et al.
patent: 5844854 (1998-12-01), Lee
patent: 5847580 (1998-12-01), Bapat et al.
patent: 5880597 (1999-03-01), Lee
patent: 5901295 (1999-05-01), Yazdy
patent: 5911082 (1999-06-01), Monroe et al.
patent: 5930484 (1999-07-01), Tran et al.
patent: 5935230 (1999-08-01), Pinai et al.
patent: 5936424 (1999-08-01), Young et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 5963050 (1999-10-01), Young et al.
patent: 5982195 (1999-11-01), Cliff et al.
patent: 6012122 (2000-01-01), Choi et al.
patent: 6020757 (2000-02-01), Jenkins, IV
patent: 6020758 (2000-02-01), Patel et al.
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6047347 (2000-04-01), Hansen et al.
patent: 6067515 (2000-05-01), Cong et al.
patent: 6085317 (2000-07-01), Smith
patent: 6088761 (2000-07-01), Aybay
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6107827 (2000-08-01), Young et al.
patent: 6108824 (2000-08-01), Fournier et al.
patent: 6141739 (2000-10-01), Provence et al.
patent: 6184705 (2001-02-01), Cliff et al.
patent: 6191608 (2001-02-01), Cliff et al.
patent: 6212639 (2001-04-01), Erickson et al.
patent: 6233193 (2001-05-01), Holland et al.
patent: 6233646 (2001-05-01), Hahm
patent: 6236245 (2001-05-01), Papaliolios
patent: 6259286 (2001-07-01), Papaliolios
patent: 6260101 (2001-07-01), Hansen et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6298366 (2001-10-01), Gatherer et al.
patent: 6456517 (2002-09-01), Kim et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6473831 (2002-10-01), Schade
patent: 6496880 (2002-12-01), Ma et al.
patent: 0062431 (1982-03-01), None
patent: 0139254 (1984-09-01), None
patent: 0307649 (1988-08-01), None
patent: 0306962 (1988-09-01), None
patent: 0361525 (1989-09-01), None
patent: 0486248 (1991-11-01), None
patent: 0503498 (1992-04-01), None
patent: 0511674 (1992-04-01), None
patent: 0536793 (1992-10-01), None
patent: 0636976 (1994-07-01), None
patent: 0742516 (1996-04-01), None
patent: 0 691 616 (1996-10-01), None
patent: 2297409 (1996-01-01), None
PCT International Search Report, PCT/US99/24114, Apr. 25, 2000.
IBM Technical Disclosure Bulletin, “Efficient Mechanism for Mutiple Debug Modes,” vol. 38, No. 11, Nov. 1995, pp. 65-68.
IBM Technical Disclosure Bulletin, LOGUE, J.C., And Wu, W.W. “System Master Slice for Fast Turnaround Time,” XP-000714153, vol. 26, No. 3B, Aug. 1983, pp. 1531-1352.
IBM Technical Disclosure Bulletin, “Protocol Extensions to Microprocessor Memory Bus to Support Extend Extended Address Space” XP-000453193, vol. 37, No. 05, May 1994, pp. 389.
IBM Technical Disclosure Bulletin, “Update Mechanism for Personal Computer System Resident Firmware,” XP-000302663, vol. 34, No. 10B, Mar. 1992, pp. 133-136.
No affiliations
Myers Paul R.
Phan Raymond N
LandOfFree
Method and system for interfacing an integrated circuit to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for interfacing an integrated circuit to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for interfacing an integrated circuit to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3199946